loadpatents
name:-0.0086758136749268
name:-0.052186965942383
name:-0.00054502487182617
Lee; Roger R. Patent Filings

Lee; Roger R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Roger R..The latest application filed is for "container capacitor structure and method of formation thereof".

Company Profile
0.41.6
  • Lee; Roger R. - Boise ID
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Container capacitor structure and method of formation thereof
Grant 8,124,491 - Durcan , et al. February 28, 2
2012-02-28
Container Capacitor Structure And Method Of Formation Thereof
App 20090311843 - Durcan; D. Mark ;   et al.
2009-12-17
Container capacitor structure and method of formation thereof
Grant 7,625,795 - Durcan , et al. December 1, 2
2009-12-01
Container capacitor structure and method of formation thereof
Grant 7,579,235 - Durcan , et al. August 25, 2
2009-08-25
Methods of forming floating gate transistors
Grant 7,192,829 - Keller , et al. March 20, 2
2007-03-20
Container capacitor structure and method of formation thereof
App 20070032035 - Durcan; D. Mark ;   et al.
2007-02-08
Container capacitor structure and method of formation thereof
Grant 7,160,785 - Durcan , et al. January 9, 2
2007-01-09
Container capacitor structure and method of formation thereof
App 20060006445 - Durcan; D. Mark ;   et al.
2006-01-12
Semiconductor constructions comprising stacks with floating gates therein
Grant 6,791,141 - Keller , et al. September 14, 2
2004-09-14
Container capacitor array having a common top capacitor plate
Grant 6,753,565 - Durcan , et al. June 22, 2
2004-06-22
Container capacitor structure and method of formation thereof
Grant 6,693,319 - Durcan , et al. February 17, 2
2004-02-17
Container capacitor structure and method of formation thereof
Grant 6,661,051 - Durcan , et al. December 9, 2
2003-12-09
Method of forming a contact structure and a container capacitor structure
Grant 6,620,680 - Durcan , et al. September 16, 2
2003-09-16
Container capacitor structure and method of formation thereof
Grant 6,608,342 - Durcan , et al. August 19, 2
2003-08-19
Container capacitor structure and method of formation thereof
App 20020125508 - Durcan, D. Mark ;   et al.
2002-09-12
Method of forming a contact structure and a container capacitor structure
App 20020098654 - Durcan, D. Mark ;   et al.
2002-07-25
Method of forming a contact structure and a container capacitor structure
Grant 6,395,600 - Durcan , et al. May 28, 2
2002-05-28
Methods Of Enhancing Data Retention Of A Floating Gate Transistor, Methods Of Forming Floating Gate Transistors, And Floating Gate Transistors
App 20010021549 - KELLER, J. DENNIS ;   et al.
2001-09-13
Flash memory system having fast erase operation
Grant 5,917,755 - Rinerson , et al. June 29, 1
1999-06-29
Flash memory system having fast erase operation
Grant 5,781,477 - Rinerson , et al. July 14, 1
1998-07-14
Nonvolatile memory having transistor redundancy
Grant 5,748,527 - Lee , et al. May 5, 1
1998-05-05
High density flash memory cell and method of forming a line of floating gate transistors
Grant 5,721,441 - Lee February 24, 1
1998-02-24
Method of forming a programmable non-volatile memory cell by providing a shielding layer over the gate sidewalls
Grant 5,707,898 - Keller , et al. January 13, 1
1998-01-13
Method of forming a line of high density floating gate transistors
Grant 5,658,814 - Lee August 19, 1
1997-08-19
Floating gate memory device having discontinuous gate oxide thickness over the channel region
Grant 5,604,366 - Lee February 18, 1
1997-02-18
Flash memory having transistor redundancy
Grant 5,559,742 - Lee , et al. September 24, 1
1996-09-24
Flash memory having transistor redundancy
Grant 5,513,137 - Lee , et al. April 30, 1
1996-04-30
Semiconductor processing method of providing dopant impurity into a semiconductor substrate
Grant 5,494,851 - Lee , et al. February 27, 1
1996-02-27
Floating gate memory device having discontinuous gate oxide thickness over the channel region
Grant 5,444,279 - Lee August 22, 1
1995-08-22
Programming method for the selective healing of over-erased cells on a flash erasable programmable read-only memory device
Grant 5,424,993 - Lee , et al. June 13, 1
1995-06-13
Method of making a cell structure for a programmable read only memory device
Grant 5,360,751 - Lee November 1, 1
1994-11-01
Sidewall silicidation for improved reliability and conductivity
Grant 5,306,951 - Lee , et al. April 26, 1
1994-04-26
Anti-fuse circuit and method wherein the read operation and programming operation are reversed
Grant 5,301,159 - Lee April 5, 1
1994-04-05
Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transistors and peripheral area having CMOS transistors
Grant 5,292,681 - Lee , et al. March 8, 1
1994-03-08
Transistor antifuse for a programmable ROM
Grant 5,282,158 - Lee January 25, 1
1994-01-25
Storage node capacitor having tungsten and etched tin storage node capacitor plate
Grant 5,262,662 - Gonzalez , et al. November 16, 1
1993-11-16
Semiconductor floating gate device having improved channel-floating gate interaction
Grant 5,260,593 - Lee November 9, 1
1993-11-09
Method for programming programmable devices by utilizing single or multiple pulses varying in pulse width and amplitude
Grant 5,257,225 - Lee October 26, 1
1993-10-26
Electrically programmable low resistive antifuse element
Grant 5,250,459 - Lee October 5, 1
1993-10-05
Cell structure for a programmable read only memory device
Grant 5,241,202 - Lee August 31, 1
1993-08-31
Double digitlines for multiple programming of prom applications and other anti-fuse circuit element applications
Grant 5,233,206 - Lee , et al. August 3, 1
1993-08-03
Semiconductor processing method for forming substrate isolation trenches
Grant 5,229,316 - Lee , et al. July 20, 1
1993-07-20
Local field enhancement for better programmability of antifuse PROM
Grant 5,208,177 - Lee May 4, 1
1993-05-04
Programmable/reprogrammable structure combining both antifuse and fuse elements
Grant 5,200,652 - Lee April 6, 1
1993-04-06
Method of making tungsten contact core stack capacitor
Grant 5,192,703 - Lee , et al. March 9, 1
1993-03-09
Method of processing a semiconductor wafer to form an array of nonvolatile memory devices employing floating gate transistors and peripheral area having CMOS transistors
Grant 5,175,120 - Lee December 29, 1
1992-12-29
Method for fabricating storage node capacitor having tungsten and etched tin storage node capacitor plate
Grant 5,168,073 - Gonzalez , et al. December 1, 1
1992-12-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed