Lee; Napoleon W.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Napoleon W..The latest application filed is for "efficient in-system programming structure and method for non-volatile programmable logic devices".

Company Profile

0.13.0

Lee; Napoleon W. - Milpitas CA
Lee; Napoleon W. - Fremont CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Efficient in-system programming structure and method for non-volatile programmable logic devices Grant 5,949,987 - Curd , et al. September 7, 1	1999-09-07
Overridable data protection mechanism for PLDs Grant 5,838,901 - Curd , et al. November 17, 1	1998-11-17
Configurable performance-optimized programmable logic device Grant 5,801,548 - Lee , et al. September 1, 1	1998-09-01
Circuit for partially reprogramming an operational programmable logic device Grant 5,764,076 - Lee , et al. June 9, 1	1998-06-09
Efficient in-system programming structure and method for non-volatile programmable logic devices Grant 5,734,868 - Curd , et al. March 31, 1	1998-03-31
Reset circuit for a programmable logic device Grant 5,689,516 - Mack , et al. November 18, 1	1997-11-18
Programmable logic device with configurable power supply Grant 5,661,685 - Lee , et al. August 26, 1	1997-08-26
Method and apparatus for reducing coupling switching noise in interconnect array matrix Grant 5,617,041 - Lee , et al. April 1, 1	1997-04-01
Multiplexed by-passable memory devices with increased speed and improved flip-flop utilization Grant 5,570,051 - Chiang , et al. October 29, 1	1996-10-29
Macrocell with product-term cascade and improved flip flop utilization Grant 5,565,792 - Chiang , et al. October 15, 1	1996-10-15
Sense amplifier having selectable power and speed modes Grant 5,530,384 - Lee , et al. June 25, 1	1996-06-25
Power-on reset circuit including dual sense amplifiers Grant 5,394,104 - Lee February 28, 1	1995-02-28
Macrocell with product-term cascade and improved flip flop utilization Grant 5,357,153 - Chiang , et al. October 18, 1	1994-10-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.