Lee; Kun-Yu

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Kun-Yu.The latest application filed is for "finfet device and method of forming same".

Company Profile

9.10.13

Lee; Kun-Yu - Miaoli County TW
Lee; Kun-Yu - Tianan TW
Lee; Kun-Yu - Tainan City TW
Lee; Kun-Yu - Tainan TW
LEE; KUN-YU - TAIPEI CITY TW

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
FinFET Device and Method of Forming Same App 20220246480 - Lin; Chien ; et al.	2022-08-04
FinFET device and method of forming same Grant 11,315,838 - Lin , et al. April 26, 2	2022-04-26
Method for Patterning a Lanthanum Containing Layer App 20220059412 - Lee; Kun-Yu ; et al.	2022-02-24
Method for patterning a lanthanum containing layer Grant 11,171,061 - Lee , et al. November 9, 2	2021-11-09
Methods of forming semiconductor devices and FinFET devices having shielding layers Grant 11,107,897 - Chang , et al. August 31, 2	2021-08-31
Methods Of Forming Semiconductor Devices And Finfet Devices App 20210028285 - Chang; Che-Hao ; et al.	2021-01-28
Method for patterning a lanthanum containing layer Grant 10,867,869 - Lee , et al. December 15, 2	2020-12-15
FinFET Device and Method of Forming Same App 20200105619 - Lin; Chien ; et al.	2020-04-02
Method for Patterning a Lanthanum Containing Layer App 20200083115 - Lee; Kun-Yu ; et al.	2020-03-12
Method for Patterning a Lanthanum Containing Layer App 20200006157 - Lee; Kun-Yu ; et al.	2020-01-02
Method for patterning a lanthanum containing layer Grant 10,504,795 - Lee , et al. Dec	2019-12-10
Method For Patterning A Lanthanum Containing Layer App 20190304846 - LEE; Kun-Yu ; et al.	2019-10-03
Semiconductor devices and FinFET devices having shielding layers Grant 10,367,078 - Chang , et al. July 30, 2	2019-07-30
Semiconductor Devices, Finfet Devices And Methods Of Forming The Same App 20190140082 - Chang; Chia-Yuan ; et al.	2019-05-09
Touch Processor And Method App 20160209963 - CHANG; CHIN-FU ; et al.	2016-07-21
Semiconductor device having high-K gate dielectric layer Grant 9,385,208 - Lee , et al. July 5, 2	2016-07-05
Semiconductor Device Having High-k Gate Dielectric Layer App 20150200266 - LEE; Kun-Yu ; et al.	2015-07-16
Method of fabricating a carbon-free dielectric layer over a carbon-doped dielectric layer Grant 8,987,095 - Lee , et al. March 24, 2	2015-03-24
Semiconductor Device Having High-k Gate Dielectric Layer And Manufacturing Method Thereof App 20130043545 - LEE; Kun-Yu ; et al.	2013-02-21
Method for forming substrates for MOS transistor components and its products Grant 7,678,633 - Kwo , et al. March 16, 2	2010-03-16
Method for forming substrates for MOS transistor components and its products App 20070117407 - Kwo; Juei-Nai ; et al.	2007-05-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.