LEE; Jung-Deog

Patent Applications and Registrations

Patent applications and USPTO patent grants for LEE; Jung-Deog.The latest application filed is for "semiconductor device and associated methods".

Company Profile

0.4.11

LEE; Jung-Deog - Yongin-si KR
Lee; Jung-deog - Gyeonggi-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device And Associated Methods App 20140035051 - SUN; Min-Chul ; et al.	2014-02-06
Method Of Fabricating A Semiconductor Device App 20120164807 - SUN; Min-Chul ; et al.	2012-06-28
Methods of fabricating integrated circuit devices including strained channel regions and related devices Grant 8,084,318 - Kim , et al. December 27, 2	2011-12-27
Methods of manufacturing a semiconductor device Grant 7,981,784 - Shin , et al. July 19, 2	2011-07-19
Method of fabricating semiconductor device Grant 7,972,958 - Lee , et al. July 5, 2	2011-07-05
Method of manufacturing transistor having metal silicide and method of manufacturing a semiconductor device using the same Grant 7,939,452 - Lee , et al. May 10, 2	2011-05-10
Methods Of Fabricating Integrated Circuit Devices Including Strained Channel Regions And Related Devices App 20100203692 - Kim; Ki-chul ; et al.	2010-08-12
Method of fabricating semiconductor device App 20090280645 - Lee; Jung-hoon ; et al.	2009-11-12
Semiconductor device and associated methods App 20090256214 - Sun; Min-Chul ; et al.	2009-10-15
Methods of manufcturing a semiconductor device App 20090227082 - Shin; Dong-Suk ; et al.	2009-09-10
Method of manufacturing transistor having metal silicide and method of manufacturing a semiconductor device using the same App 20090203182 - Lee; Jung-Deog ; et al.	2009-08-13
Method Of Fabricating Mos Transistor And Mos Transistor Fabricated Thereby App 20090085075 - KIM; Ki-chul ; et al.	2009-04-02
MOS transistor and CMOS transistor having strained channel epi layer and methods of fabricating the transistors App 20090085125 - Kim; Ki-Chul ; et al.	2009-04-02
Methods Of Fabricating Integrated Circuit Devices Including Strained Channel Regions And Related Devices App 20080191244 - Kim; Ki chul ; et al.	2008-08-14
Methods Of Fabricating Semiconductor Devices Including Selectively Reacting Reactant Gases App 20080113517 - Kim; Ki-Chul ; et al.	2008-05-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.