Lee; Joon Yeong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Joon Yeong.The latest application filed is for "phase synchronization device".

Company Profile

7.10.8

Lee; Joon Yeong - Seoul KR
Lee; Joon Yeong - Daejeon KR
Lee; Joon-Yeong - Gangwon-do KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Phase synchronization device Grant 11,038,667 - Lee , et al. June 15, 2	2021-06-15
Phase Synchronization Device App 20200389286 - Lee; Joon Yeong ; et al.	2020-12-10
Waveguide comprising first and second dielectric parts, where the first dielectric part comprises two or more separate dielectric parts Grant 10,777,868 - Bae , et al. Sept	2020-09-15
Chip-to-chip interface comprising a waveguide with a dielectric part and a conductive part, where the dielectric part transmits signals in a first frequency band and the conductive part transmits signals in a second frequency band Grant 10,777,865 - Bae , et al. Sept	2020-09-15
Microstrip-waveguide transition for transmitting electromagnetic wave signal Grant 10,770,774 - Bae , et al. Sep	2020-09-08
Microstrip-waveguide Transition For Transmitting Electromagnetic Wave Signal App 20190103647 - BAE; Hyeon Min ; et al.	2019-04-04
Waveguide For Transmitting Electromagnetic Signals App 20190067775 - BAE; Hyeon Min ; et al.	2019-02-28
Waveguide For Transmitting Electromagnetic Signals, And Chip-to-chip Interface Apparatus Comprising Waveguide App 20190067776 - BAE; Hyeon Min ; et al.	2019-02-28
Chip-to-chip interface comprising a microstrip circuit to waveguide transition having an emitting patch Grant 10,128,557 - Bae , et al. November 13, 2	2018-11-13
Referenceless and masterless global clock generator with a phase rotator-based parallel clock data recovery Grant 9,768,789 - Bae , et al. September 19, 2	2017-09-19
Microstrip Circuit And Apparatus For Chip-to-chip Interface Comprising The Same App 20170141450 - BAE; Hyeon Min ; et al.	2017-05-18
Referenceless And Masterless Global Clock Generator With A Phase Rotator-based Parallel Clock Data Recovery App 20160336942 - BAE; Hyeon Min ; et al.	2016-11-17
Low-power and all-digital phase interpolator-based clock and data recovery architecture Grant 9,166,605 - Bae , et al. October 20, 2	2015-10-20
Internal jitter tolerance tester with an internal jitter generator Grant 9,065,653 - Bae , et al. June 23, 2	2015-06-23
Internal Jitter Tolerance Tester With An Internal Jitter Generator App 20150124861 - BAE; HyunMin ; et al.	2015-05-07
Adaptive optimum CDR bandwidth estimation by using a kalman gain extractor Grant 8,938,043 - Bae , et al. January 20, 2	2015-01-20
Low-power And All-digital Phase Interpolator-based Clock And Data Recovery Architecture App 20140269783 - BAE; Hyeon Min ; et al.	2014-09-18
Low-power highly-accurate passive multiphase clock generation scheme by using polyphase filters Grant 8,774,336 - Bae , et al. July 8, 2	2014-07-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.