Lee; Jonathan F.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Jonathan F..The latest application filed is for "operating mode for extreme power savings when no network presence is detected".

Company Profile

0.13.13

Lee; Jonathan F. - Dublin CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Operating mode for extreme power savings when no network presence is detected Grant 8,452,996 - Lee , et al. May 28, 2	2013-05-28
Cable sense mode for intelligent power saving in absence of link pulse Grant 8,195,247 - Lee , et al. June 5, 2	2012-06-05
Method and system for safe and efficient chip power down drawing minimal current when a device is not enabled Grant 8,185,757 - Lee May 22, 2	2012-05-22
Method and system for reducing instruction storage space for a processor integrated in a network adapter chip Grant 8,028,154 - Yu , et al. September 27, 2	2011-09-27
Method and system for hardware implementation of resetting an external two-wired EEPROM Grant 7,908,428 - Lee , et al. March 15, 2	2011-03-15
Operating mode for extreme power savings when no network presence is detected Grant 7,865,748 - Lee , et al. January 4, 2	2011-01-04
Operating Mode For Extreme Power Savings When No Network Presence Is Detected App 20100262856 - Lee; Jonathan F. ; et al.	2010-10-14
Method and System for Safe and Efficient Chip Power Down Drawing Minimal Current When a Device is not Enabled App 20100207685 - Lee; Jonathan F.	2010-08-19
Method and system for safe and efficient chip power down drawing minimal current when a device is not enabled Grant 7,707,435 - Lee April 27, 2	2010-04-27
Method and system for a self-booting Ethernet controller Grant 7,689,819 - Yu , et al. March 30, 2	2010-03-30
Method And System For Hardware Implementation Of Resetting An External Two-wired Eeprom App 20100005231 - Lee; Jonathan F. ; et al.	2010-01-07
Method and system for hardware implementation of resetting an external two-wired EEPROM Grant 7,610,439 - Lee , et al. October 27, 2	2009-10-27
Automatically detecting types of external data flash devices Grant 7,610,456 - Zhu , et al. October 27, 2	2009-10-27
Method and system for modifying operation of ROM based boot code of a network adapter chip Grant 7,523,299 - Yu , et al. April 21, 2	2009-04-21
Method And System For Fast Ethernet Controller Operation Using A Virtual Cpu App 20080209076 - Wang; Wei ; et al.	2008-08-28
Method And System For Hardware Implementation Of Resetting An External Two-wired Eeprom App 20080195883 - Lee; Jonathan F. ; et al.	2008-08-14
Automatically Detecting Types Of External Data Flash Devices App 20080071979 - Zhu; Xiaogang ; et al.	2008-03-20
Automatically detecting types of external data flash devices Grant 7,305,528 - Zhu , et al. December 4, 2	2007-12-04
Cable sense mode for intelligent power saving in absence of link pulse App 20070104124 - Lee; Jonathan F. ; et al.	2007-05-10
Operating mode for extreme power savings when no network presence is detected App 20070106920 - Lee; Jonathan F. ; et al.	2007-05-10
Method and system for reducing instruction storage space for a processor integrated in a network adapter chip App 20070028087 - Yu; Kelly ; et al.	2007-02-01
Method and system for modifying operation of ROM based boot code App 20070028083 - Yu; Kelly ; et al.	2007-02-01
Method and system for a self-booting Ethernet controller App 20070028084 - Yu; Kelly ; et al.	2007-02-01
Automatically detecting types of external data flash devices App 20070016728 - Zhu; Xiaogang ; et al.	2007-01-18
Method and system for safe and efficient chip power down drawing minimal current when a device is not enabled App 20060288245 - Lee; Jonathan F.	2006-12-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.