loadpatents
name:-0.010423898696899
name:-0.0078878402709961
name:-0.0072009563446045
Lee; Jae-boong Patent Filings

Lee; Jae-boong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Jae-boong.The latest application filed is for "integrated circuit including multiple height cell and method of fabricating the integrated circuit".

Company Profile
7.7.9
  • Lee; Jae-boong - Yongin-si KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated Circuit Including Multiple Height Cell And Method Of Fabricating The Integrated Circuit
App 20210384222 - Do; Jung-ho ;   et al.
2021-12-09
Semiconductor devices
Grant 11,183,497 - Lee , et al. November 23, 2
2021-11-23
Integrated circuit including clubfoot structure conductive patterns
Grant 11,152,392 - Do , et al. October 19, 2
2021-10-19
Integrated circuit including multiple height cell and method of fabricating the integrated circuit
Grant 11,121,155 - Do , et al. September 14, 2
2021-09-14
Integrated circuit including standard cells overlapping each other and method of generating layout of the integrated circuit
Grant 11,042,686 - Do , et al. June 22, 2
2021-06-22
Integrated Circuit Including Clubfoot Structure Conductive Patterns
App 20210013230 - DO; Jung-ho ;   et al.
2021-01-14
Standard Cell And An Integrated Circuit Including The Same
App 20210013149 - Lee; Jae-Boong ;   et al.
2021-01-14
Standard cell and an integrated circuit including the same
Grant 10,811,357 - Lee , et al. October 20, 2
2020-10-20
Integrated circuit including clubfoot structure conductive patterns
Grant 10,790,305 - Do , et al. September 29, 2
2020-09-29
Semiconductor Devices
App 20200243523 - LEE; Jae-Boong ;   et al.
2020-07-30
Integrated Circuit Including Standard Cells Overlapping Each Other And Method Of Generating Layout Of The Integrated Circuit
App 20200159984 - DO; Jung-ho ;   et al.
2020-05-21
Integrated circuit including standard cells overlapping each other and method of generating layout of the integrated circuit
Grant 10,579,771 - Do , et al.
2020-03-03
Integrated Circuit Including Clubfoot Structure Conductive Patterns
App 20190355750 - Do; Jung-ho ;   et al.
2019-11-21
Integrated Circuit Including Multiple Height Cell And Method Of Fabricating The Integrated Circuit
App 20190355749 - Do; Jung-ho ;   et al.
2019-11-21
Integrated Circuit Including Standard Cells Overlapping Each Other And Method Of Generating Layout Of The Integrated Circuit
App 20180365368 - DO; Jung-ho ;   et al.
2018-12-20
Standard Cell And An Integrated Circuit Including The Same
App 20180294226 - Lee; Jae-Boong ;   et al.
2018-10-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed