loadpatents
name:-0.014639854431152
name:-0.0091831684112549
name:-0.0034401416778564
Lee; Hoijin Patent Filings

Lee; Hoijin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Hoijin.The latest application filed is for "superpower gating cell and integrated circuit including the same".

Company Profile
3.12.11
  • Lee; Hoijin - Suwon-si KR
  • Lee; Hoijin - Seoul KR
  • LEE; HOIJIN - GANGNAM-GU KR
  • LEE; HOIJIN - Dogok 2-dong KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Superpower gating cell and integrated circuit including the same
Grant 10,977,407 - Lee April 13, 2
2021-04-13
Power gate switching system
Grant 10,680,015 - Lee
2020-06-09
Superpower Gating Cell And Integrated Circuit Including The Same
App 20200082045 - LEE; HOIJIN
2020-03-12
Power Gate Switching System
App 20190088679 - LEE; HOIJIN
2019-03-21
Power gate switching system
Grant 10,141,336 - Lee Nov
2018-11-27
Power Gate Switching System
App 20180012906 - LEE; HOIJIN
2018-01-11
Power gate switching system
Grant 9,786,685 - Lee October 10, 2
2017-10-10
Power Gate Switching System
App 20170062474 - LEE; HOIJIN
2017-03-02
Clock gated circuit and digital system having the same
Grant 9,214,925 - Lee , et al. December 15, 2
2015-12-15
Eco logic cell and design change method using eco logic cell
Grant 8,981,494 - Kwon , et al. March 17, 2
2015-03-17
Integrated circuit devices having selectively enabled scan paths with power saving circuitry
Grant 8,621,296 - Kwon , et al. December 31, 2
2013-12-31
Flip-Flop Circuits
App 20130265092 - LEE; HOIJIN ;   et al.
2013-10-10
Flip-flop circuits
Grant 8,451,040 - Lee , et al. May 28, 2
2013-05-28
Eco Logic Cell And Design Change Method Using Eco Logic Cell
App 20130069169 - Kwon; Seok-Il ;   et al.
2013-03-21
Clock Gated Circuit And Digital System Having The Same
App 20120268182 - LEE; HOIJIN ;   et al.
2012-10-25
Cache Memory Controlling Method and Cache Memory System For Reducing Cache Latency
App 20120215959 - Kwon; Seok-Il ;   et al.
2012-08-23
Integrated Circuit Devices Having Selectively Enabled Scan Paths With Power Saving Circuitry
App 20110320896 - Kwon; Seok-Il ;   et al.
2011-12-29
Flip-flop Circuits
App 20110140751 - LEE; HOIJIN ;   et al.
2011-06-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed