loadpatents
name:-0.0095260143280029
name:-0.0083651542663574
name:-0.0005190372467041
Lee; Han-Sin Patent Filings

Lee; Han-Sin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Han-Sin.The latest application filed is for "resistive random access memory".

Company Profile
0.8.6
  • Lee; Han-Sin - Yongin-si KR
  • Lee, Han-Sin - Suwon-city KR
  • Lee; Han-Sin - Suwon KR
  • Lee; Han-sin - Kyungki-do KR
  • Lee; Han-sin - Yongin KR
  • Lee; Han-Sin - Euywang KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Resistive random access memory
Grant 8,148,765 - Shim , et al. April 3, 2
2012-04-03
Multi-level semiconductor device and method of fabricating the same
Grant 7,947,540 - Lee May 24, 2
2011-05-24
Resistive Random Access Memory
App 20100163823 - Sim; Hyun-Jun ;   et al.
2010-07-01
Multi-level semiconductor device and method of fabricating the same
App 20070181882 - Lee; Han-Sin
2007-08-09
Semiconductor device and methods of manufacturing the same
App 20050151173 - Seo, Sang-Hun ;   et al.
2005-07-14
Trench isolation method
Grant 6,875,670 - Lee , et al. April 5, 2
2005-04-05
Method of manufacturing the semiconductor device intended to prevent a leakage current from occuring due to a gate induced drain leakage effect
Grant 6,855,590 - Seo , et al. February 15, 2
2005-02-15
Semiconductor device and methods of manufacturing the same
App 20040144981 - Seo, Sang-Hun ;   et al.
2004-07-29
Trench isolation regions having trench liners with recessed ends
Grant 6,465,866 - Park , et al. October 15, 2
2002-10-15
Trench isolation method
App 20020004281 - Lee, Han-Sin ;   et al.
2002-01-10
Trench Isolatoin Regions Having Trench Liners With Recessed Ends
App 20010041421 - Park, Tai-Su ;   et al.
2001-11-15
Trench isolation method for semiconductor device
Grant 6,121,110 - Hong , et al. September 19, 2
2000-09-19
Method for forming a trench isolation structure in an integrated circuit
Grant 6,107,143 - Park , et al. August 22, 2
2000-08-22
Annealing methods for forming isolation trenches
Grant 5,858,858 - Park , et al. January 12, 1
1999-01-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed