loadpatents
name:-0.023413181304932
name:-0.0095131397247314
name:-0.00054287910461426
Lee; Gon Sub Patent Filings

Lee; Gon Sub

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Gon Sub.The latest application filed is for "polishing slurry and method of polishing using the same".

Company Profile
0.10.7
  • Lee; Gon Sub - Seoul KR
  • Lee, Gon-Sub - Busan-city KR
  • Lee; Gon-sub - Kyungki-do KR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Polishing Slurry And Method Of Polishing Using The Same
App 20140312266 - Park; Jea Gun ;   et al.
2014-10-23
Capacitor-less memory device
Grant 8,860,109 - Park , et al. October 14, 2
2014-10-14
Method of driving display panel
Grant 8,441,472 - Park , et al. May 14, 2
2013-05-14
Luminescence device and method of manufacturing the same
Grant 8,315,080 - Park , et al. November 20, 2
2012-11-20
Method Of Driving Display Panel
App 20110205217 - Park; Jae-Gun ;   et al.
2011-08-25
Capacitor-less Memory Device
App 20110127580 - Park; Jea-Gun ;   et al.
2011-06-02
Luminescence Device And Method Of Manufacturing The Same
App 20100208507 - Park; Jea Gun ;   et al.
2010-08-19
Method Of Manufacturing Nonvolatile Memory Device Using Conductive Organic Polymer Having Nanocrystals Embedded Therein
App 20080305574 - Park; Jea-Gun ;   et al.
2008-12-11
Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same
Grant 7,338,882 - Park , et al. March 4, 2
2008-03-04
Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same
App 20050164435 - Park, Jea-Gun ;   et al.
2005-07-28
Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same
Grant 6,884,694 - Park , et al. April 26, 2
2005-04-26
Method of fabricating nano SOI wafer and nano SOI wafer fabricated by the same
App 20040029358 - Park, Jea-Gun ;   et al.
2004-02-12
Methods of manufacturing monocrystalline silicon ingots and wafers by controlling pull rate profiles in a hot zone furnance
Grant 6,045,610 - Park , et al. April 4, 2
2000-04-04
Methods of treating crystal-grown wafers for surface defect analysis
Grant 5,980,720 - Park , et al. November 9, 1
1999-11-09
Methods of heat-treating semiconductor wafers
Grant 5,944,889 - Park , et al. August 31, 1
1999-08-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed