loadpatents
name:-0.3740439414978
name:-0.062333106994629
name:-0.012915849685669
Lee; Gill Yong Patent Filings

Lee; Gill Yong

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lee; Gill Yong.The latest application filed is for "3d dram structure with high mobility channel".

Company Profile
11.26.24
  • Lee; Gill Yong - San Jose CA
  • Lee; Gill Yong - Santa Clara CA
  • Lee; Gill Yong - Boissise-le-Roi FR
  • Lee; Gill Yong - Dresden DE
  • Lee; Gill Yong - Boissie-le-Roi FR
  • Lee; Gill Yong - Boissise-Ie-Roi FR
  • Lee; Gill Yong - Wappingers Falls NY
  • Lee; Gill Yong - Fishkill NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
3d Dram Structure With High Mobility Channel
App 20220108728 - Kang; Chang Seok ;   et al.
2022-04-07
3D dram structure with high mobility channel
Grant 11,295,786 - Kang , et al. April 5, 2
2022-04-05
Gap Fill Methods For Dram
App 20220068935 - Panda; Priyadarshi ;   et al.
2022-03-03
Gap fill methods of forming buried word lines in DRAM without forming bottom voids
Grant 11,171,141 - Panda , et al. November 9, 2
2021-11-09
3-D DRAM Structure With Vertical Bit-Line
App 20210272604 - Kang; Sung-Kwan ;   et al.
2021-09-02
Reducing Gate Induced Drain Leakage In Dram Wordline
App 20200388621 - Kang; Sung-Kwan ;   et al.
2020-12-10
Reducing gate induced drain leakage in DRAM wordline
Grant 10,790,287 - Kang , et al. September 29, 2
2020-09-29
Gap Fill Methods For Dram
App 20200286897 - Panda; Priyadarshi ;   et al.
2020-09-10
3d Dram Structure With High Mobility Channel
App 20200251151 - Kind Code
2020-08-06
Cap Layer For Bit Line Resistance Reduction
App 20200235104 - Panda; Priyadarshi ;   et al.
2020-07-23
Cap layer for bit line resistance reduction
Grant 10,700,072 - Panda , et al.
2020-06-30
3-D DRAM Structure With Vertical Bit-Line
App 20200202900 - Kang; Sung-Kwan ;   et al.
2020-06-25
Reducing Gate Induced Drain Leakage In Dram Wordline
App 20200176451 - Kang; Sung-Kwan ;   et al.
2020-06-04
Cap Layer For Bit Line Resistance Reduction
App 20200126996 - Panda; Priyadarshi ;   et al.
2020-04-23
3D NAND staircase CD fabrication utilizing ruthenium material
Grant 9,653,311 - Ahn , et al. May 16, 2
2017-05-16
Integrated circuit, resistivity changing memory device, memory module, and method of fabricating an integrated circuit
Grant 8,178,379 - Blanchard , et al. May 15, 2
2012-05-15
Method of forming integrated circuit having a magnetic tunnel junction device
Grant 7,682,841 - Dahmani , et al. March 23, 2
2010-03-23
Integrated Circuit, Memory Module, and Method of Manufacturing an Integrated Circuit
App 20090225580 - Wang; Peng-Fei ;   et al.
2009-09-10
Integrated Circuit, Memory Device, and Method of Manufacturing an Integrated Circuit
App 20090218644 - Lee; Gill Yong
2009-09-03
Integrated Circuits; Methods for Manufacturing an Integrated Circuit and Memory Module
App 20090072348 - Klostermann; Ulrich ;   et al.
2009-03-19
Method Of Forming Integrated Circuit Having A Magnetic Tunnel Junction Device
App 20080274567 - Dahmani; Faiz ;   et al.
2008-11-06
Integrated circuit, resistivity changing memory device, memory module, and method of fabricating an integrated circuit
App 20080253168 - Blanchard; Philippe ;   et al.
2008-10-16
MTJ patterning using free layer wet etching and lift off techniques
Grant 7,368,299 - Lee , et al. May 6, 2
2008-05-06
Transistor And Method Of Fabrication
App 20070091674 - Park; Human ;   et al.
2007-04-26
Method for low temperature chemical vapor deposition of low-k films using selected cyclosiloxane and ozone gases for semiconductor applications
Grant 7,084,079 - Conti , et al. August 1, 2
2006-08-01
Magnetic memory with static magnetic offset field
Grant 7,075,807 - Leuschner , et al. July 11, 2
2006-07-11
Magnetic memory with static magnetic offset field
App 20060038211 - Leuschner; Rainer ;   et al.
2006-02-23
Mask schemes for patterning magnetic tunnel junctions
Grant 7,001,783 - Costrini , et al. February 21, 2
2006-02-21
MTJ patterning using free layer wet etching and lift off techniques
App 20060014305 - Lee; Gill Yong ;   et al.
2006-01-19
Mask Schemes For Patterning Magnetic Tunnel Junctions
App 20050277207 - Costrini, Gregory ;   et al.
2005-12-15
MRAM MTJ stack to conductive line alignment method
Grant 6,858,441 - Nuetzel , et al. February 22, 2
2005-02-22
Method of patterning a magnetic memory cell bottom electrode before magnetic stack deposition
Grant 6,849,465 - Park , et al. February 1, 2
2005-02-01
Method Of Patterning A Magnetic Memory Cell Bottom Electrode Before Magnetic Stack Deposition
App 20040259274 - Park, Chanro ;   et al.
2004-12-23
Integration scheme for avoiding plasma damage in MRAM technology
Grant 6,806,096 - Kim , et al. October 19, 2
2004-10-19
Subtractive stud formation for MRAM manufacturing
Grant 6,783,999 - Lee August 31, 2
2004-08-31
Magnetic tunnel junction patterning using SiC or SiN
Grant 6,713,802 - Lee March 30, 2
2004-03-30
MRAM MTJ stack to conductive line alignment method
App 20040043579 - Nuetzel, Joachim ;   et al.
2004-03-04
Process for forming a damascene structure
Grant 6,649,531 - Cote , et al. November 18, 2
2003-11-18
Removable inorganic anti-reflection coating process
Grant 6,607,984 - Lee , et al. August 19, 2
2003-08-19
Process for forming a damascene structure
App 20030100190 - Cote, William J. ;   et al.
2003-05-29
Method for low temperature chemical vapor deposition of low-k films using selected cyclosiloxane and ozone gases for semiconductor applications
App 20030068853 - Conti, Richard A. ;   et al.
2003-04-10
Method for low temperature chemical vapor deposition of low-k films using selected cyclosiloxane and ozone gases for semiconductor applications
Grant 6,531,412 - Conti , et al. March 11, 2
2003-03-11
Method For Low Temperature Chemical Vapor Deposition Of Low-k Films Using Selected Cyclosiloxane And Ozone Gases For Semiconductor Applications
App 20030032306 - Conti, Richard A. ;   et al.
2003-02-13
Silicon oxynitride cap for fluorinated silicate glass film in intermetal dielectric semiconductor fabrication
Grant 6,300,672 - Lee October 9, 2
2001-10-09
Disposable spacers for improved array gapfill in high density DRAMs
Grant 6,281,084 - Akatsu , et al. August 28, 2
2001-08-28
Prevention of photoresist poisoning from dielectric antireflective coating in semiconductor fabrication
Grant 6,103,456 - Tobben , et al. August 15, 2
2000-08-15
High density plasma CVD process for making dielectric anti-reflective coatings
Grant 6,060,132 - Lee May 9, 2
2000-05-09
Hard etch mask
Grant 6,020,091 - Lee February 1, 2
2000-02-01
Silicon oxynitride cap for fluorinated silicate glass film in intermetal dielectric semiconductor fabrication
Grant 6,008,120 - Lee December 28, 1
1999-12-28
Endpoint detection method and apparatus
Grant 5,955,380 - Lee September 21, 1
1999-09-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed