loadpatents
name:-0.0011370182037354
name:-0.012722015380859
name:-0.00047683715820312
Lawman; Gary R. Patent Filings

Lawman; Gary R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lawman; Gary R..The latest application filed is for "method and apparatus using device defects as an identifier".

Company Profile
0.16.0
  • Lawman; Gary R. - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Method and apparatus using device defects as an identifier
Grant 7,328,384 - Kulkarni , et al. February 5, 2
2008-02-05
Tunable clock distribution system for reducing power dissipation
Grant 6,882,182 - Conn , et al. April 19, 2
2005-04-19
FPGA customizable to accept selected macros
Grant 6,381,732 - Burnham , et al. April 30, 2
2002-04-30
Methods to securely configure an FPGA to accept selected macros
Grant 6,357,037 - Burnham , et al. March 12, 2
2002-03-12
Method for configuring circuits over a data communications link
Grant 6,324,672 - Lawman , et al. November 27, 2
2001-11-27
Methods to securely configure an FPGA using macro markers
Grant 6,301,695 - Burnham , et al. October 9, 2
2001-10-09
FPGA system with user-programmable configuration ports and method for reconfiguring the FPGA
Grant 6,172,520 - Lawman , et al. January 9, 2
2001-01-09
Memory map computer control system for programmable ICS
Grant 6,118,938 - Lawman , et al. September 12, 2
2000-09-12
On-chip logic analysis and method for using the same
Grant 6,107,821 - Kelem , et al. August 22, 2
2000-08-22
Configuring an FPGA using embedded memory
Grant 6,049,222 - Lawman April 11, 2
2000-04-11
PROM with built-in JTAG capability for configuring FPGAs
Grant 6,044,025 - Lawman March 28, 2
2000-03-28
Decoder structure and method for FPGA configuration
Grant 6,028,445 - Lawman February 22, 2
2000-02-22
Method for configuring circuits over a data communications link
Grant 6,023,565 - Lawman , et al. February 8, 2
2000-02-08
Method for generating a secure macro element of a design for a programmable IC
Grant 5,946,478 - Lawman August 31, 1
1999-08-31
HDL design entry with annotated timing
Grant 5,870,309 - Lawman February 9, 1
1999-02-09
Concurrent electronic circuit design and implementation
Grant 5,673,198 - Lawman , et al. September 30, 1
1997-09-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed