loadpatents
name:-0.027335166931152
name:-0.023983001708984
name:-0.00048208236694336
Lau; Victor Patent Filings

Lau; Victor

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lau; Victor.The latest application filed is for "modular system and method for simulating performance of an electrical device".

Company Profile
0.24.29
  • Lau; Victor - Farmington Hills MI US
  • Lau; Victor - Marlboro MA US
  • Lau; Victor - Marloboro MA
  • Lau; Victor - Marlborough MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Modular system and method for simulating performance of an electrical device
Grant 9,298,867 - Valerio , et al. March 29, 2
2016-03-29
Modular System And Method For Simulating Performance Of An Electrical Device
App 20130346052 - Valerio; Hector A. ;   et al.
2013-12-26
System and method for dynamic data prefetching
Grant 8,370,581 - Lau , et al. February 5, 2
2013-02-05
Multi-threaded transmit transport engine for storage devices
Grant 8,149,854 - Lau , et al. April 3, 2
2012-04-03
Task scheduling to devices with same connection address
Grant 8,135,869 - Chang , et al. March 13, 2
2012-03-13
Dynamic memory buffer allocation method and system
Grant 8,032,675 - Chang , et al. October 4, 2
2011-10-04
Method using port task scheduler
Grant 7,984,208 - Gustafson , et al. July 19, 2
2011-07-19
Serial ATA port addressing
Grant 7,970,953 - Chang , et al. June 28, 2
2011-06-28
Hardware oriented host-side native command queuing tag management
Grant 7,805,543 - Chang , et al. September 28, 2
2010-09-28
Hardware assisted receive channel frame handling via data offset comparison in SAS SSP wide port applications
Grant 7,797,463 - Halleck , et al. September 14, 2
2010-09-14
Hardware oriented target-side native command queuing tag management
Grant 7,747,788 - Chang , et al. June 29, 2
2010-06-29
Data buffer management in a resource limited environment
Grant 7,730,239 - Chang , et al. June 1, 2
2010-06-01
Task context direct indexing in a protocol engine
Grant 7,676,604 - Halleck , et al. March 9, 2
2010-03-09
DMA descriptor management mechanism
Grant 7,664,889 - Vemula , et al. February 16, 2
2010-02-16
Command scheduling and affiliation management for serial attached storage devices
Grant 7,620,751 - Chang , et al. November 17, 2
2009-11-17
Hardware Port Scheduler
App 20090125908 - Gustafson; Tracey L. ;   et al.
2009-05-14
Mechanism to handle uncorrectable write data errors
Grant 7,516,257 - Lau , et al. April 7, 2
2009-04-07
Parallel processing of frame based data transfers
Grant 7,506,080 - Lau , et al. March 17, 2
2009-03-17
Hardware port scheduler (PTS) having register to indicate which of plurality of protocol engines PTS is to support
Grant 7,451,255 - Gustafson , et al. November 11, 2
2008-11-11
Universal timeout mechanism
Grant 7,418,615 - Chang , et al. August 26, 2
2008-08-26
DMA completion processing mechanism
Grant 7,415,549 - Vemula , et al. August 19, 2
2008-08-19
Data buffer management in a resource limited environment
App 20080126623 - Chang; Naichih ;   et al.
2008-05-29
Wide-port context cache apparatus, systems, and methods
Grant 7,376,789 - Halleck , et al. May 20, 2
2008-05-20
Frame order processing apparatus, systems, and methods
Grant 7,366,817 - Chang , et al. April 29, 2
2008-04-29
Dynamic memory buffer allocation method and system
App 20070150683 - Chang; Naichih ;   et al.
2007-06-28
Task context direct indexing in a protocol engine
App 20070118835 - Halleck; William ;   et al.
2007-05-24
Staggered spin-up disable mechanism
Grant 7,221,531 - Duerk , et al. May 22, 2
2007-05-22
Command scheduling and affiliation management for serial attached storage devices
App 20070088860 - Chang; Nai-Chih ;   et al.
2007-04-19
Hardware port scheduler
App 20070088895 - Gustafson; Tracey ;   et al.
2007-04-19
DMA descriptor management mechanism
App 20070073923 - Vemula; Kiran ;   et al.
2007-03-29
Multi-function PCI device
App 20070073955 - Murray; Joseph ;   et al.
2007-03-29
Mechanism to handle uncorrectable write data errors
App 20070073947 - Lau; Victor ;   et al.
2007-03-29
DMA completion processing mechanism
App 20070073921 - Vemula; Kiran ;   et al.
2007-03-29
Universal timeout mechanism
App 20070074062 - Chang; Nai-Chih ;   et al.
2007-03-29
Parallel processing of frame based data transfers
App 20070067504 - Lau; Victor ;   et al.
2007-03-22
Staggered Spin-up Disable Mechanism
App 20070058279 - Duerk; Vicky P. ;   et al.
2007-03-15
Multi-threaded transmit transport engine for storage devices
App 20070019636 - Lau; Victor ;   et al.
2007-01-25
Hardware oriented target-side native command queuing tag management
App 20070011360 - Chang; Naichih ;   et al.
2007-01-11
Automated serial protocol initiator port transport layer retry mechanism
App 20070011333 - Lau; Victor ;   et al.
2007-01-11
Hardware assisted receive channel frame handling via data offset comparison in SAS SSP wide port applications
App 20070005810 - Halleck; William ;   et al.
2007-01-04
System and method for dynamic data prefetching
App 20070005903 - Lau; Victor ;   et al.
2007-01-04
Automated serial protocol target port transport layer retry mechanism
App 20070002827 - Lau; Victor ;   et al.
2007-01-04
Hardware oriented host-side native command queuing tag management
App 20070005896 - Chang; Naichih ;   et al.
2007-01-04
Serial ATA port addressing
App 20070005838 - Chang; Naichih ;   et al.
2007-01-04
Frame order processing apparatus, systems, and methods
App 20070005832 - Chang; Nai-chih ;   et al.
2007-01-04
Task scheduling to devices with same connection address
App 20070006235 - Chang; Naichih ;   et al.
2007-01-04
Port multiplier mapping apparatus, systems, and methods
App 20070005850 - Chang; Nai-chih ;   et al.
2007-01-04
Wide-port context cache apparatus, systems, and methods
App 20070005888 - Halleck; William ;   et al.
2007-01-04
Method, apparatus and system for task context cache replacement
App 20070005898 - Halleck; William ;   et al.
2007-01-04
Method of preventing error propagation in a PCI / PCI-X / PCI express link
App 20060271718 - DiPlacido; Bruno JR. ;   et al.
2006-11-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed