Lasseuguette; Jean

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lasseuguette; Jean.The latest application filed is for "integrated mems transducer and circuitry".

Company Profile

1.10.14

Lasseuguette; Jean - Edinburgh GB
Lasseuguette; Jean - L'Union N/A FR
LASSEUGUETTE; JEAN - TOULOUSE TX US
Lasseuguette; Jean - Grenoble FR
Lasseuguette; Jean - Saint Martin d'Heres FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated MEMS transducer and circuitry Grant 10,173,892 - Deas , et al. J	2019-01-08
Integrated Mems Transducer And Circuitry App 20170217757 - DEAS; James ; et al.	2017-08-03
Apparatus and method for monitoring electrical current Grant 9,397,690 - Lasseuguette , et al. July 19, 2	2016-07-19
Apparatus And Method For Monitoring Electrical Current App 20150381198 - LASSEUGUETTE; JEAN ; et al.	2015-12-31
Reference Voltage Generating Circuit, Integrated Circuit And Voltage Or Current Sensing Device App 20140285175 - Lasseuguette; Jean	2014-09-25
Memory circuit with sense amplifier Grant 7,881,138 - Garni , et al. February 1, 2	2011-02-01
Memory Circuit With Sense Amplifier App 20090290443 - Garni; Brad ; et al.	2009-11-26
Device for setting up a write current in an MRAM type memory and memory comprising Grant 7,545,686 - Lasseuguette , et al. June 9, 2	2009-06-09
Low-voltage reading device in particular for MRAM memory Grant 7,466,595 - Lasseuguette December 16, 2	2008-12-16
Low-voltage Reading Device In Particular For Mram Memory App 20080137430 - Lasseuguette; Jean	2008-06-12
Magnetic random access memory array having bit/word lines for shared write select and read operations Grant 7,372,728 - Dray , et al. May 13, 2	2008-05-13
Pre-written volatile memory cell Grant 7,289,355 - Candelier , et al. October 30, 2	2007-10-30
Low-voltage reading device in particular for MRAM memory App 20070217265 - Lasseuguette; Jean	2007-09-20
Magnetic Random Access Memory Array Having Bit/Word Lines for Shared Write Select and Read Operations App 20070189066 - Dray; Cyrille ; et al.	2007-08-16
Magnetic random access memory array having bit/word lines for shared write select and read operations Grant 7,209,383 - Dray , et al. April 24, 2	2007-04-24
Memory architecture with segmented writing lines Grant 7,139,212 - Dray , et al. November 21, 2	2006-11-21
Low-voltage reading device in particular for MRAM memory App 20060171227 - Lasseuguette; Jean	2006-08-03
Pre-written volatile memory cell App 20060139990 - Candelier; Philippe ; et al.	2006-06-29
Device for setting up a write current in an MRAM type memory and memory comprising App 20060050585 - Lasseuguette; Jean ; et al.	2006-03-09
Magnetic random access memory array having bit/word lines for shared write select and read operations App 20050281080 - Dray, Cyrille ; et al.	2005-12-22
Memory architecture with segmented writing lines App 20050281090 - Dray, Cyrille ; et al.	2005-12-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.