Larguier; Jean-Yves

Patent Applications and Registrations

Patent applications and USPTO patent grants for Larguier; Jean-Yves.The latest application filed is for "random access memory featuring reduced leakage current, and method for writing the same".

Company Profile

0.6.6

Larguier; Jean-Yves - Xi'an CN
Larguier; Jean-Yves - Antibes FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Read-out circuit for or in a ROM memory; ROM memory and method for reading the ROM memory Grant 7,738,305 - Lehmann , et al. June 15, 2	2010-06-15
ROM memory component featuring reduced leakage current, and method for writing the same Grant 7,633,787 - Gupta , et al. December 15, 2	2009-12-15
Random Access Memory Featuring Reduced Leakage Current, and Method for Writing the Same App 20080212356 - Gupta; Siddarth ; et al.	2008-09-04
Pulse controlled word line driver Grant 7,403,442 - Larguier , et al. July 22, 2	2008-07-22
Differential read-out circuit for fuse memory cells Grant 7,403,432 - Lehmann , et al. July 22, 2	2008-07-22
Method and storage device for the permanent storage of data Grant 7,366,002 - Gupta , et al. April 29, 2	2008-04-29
Read-out circuit for or in a Rom memory; Rom memory and method for reading the Rom memory App 20080031054 - Lehmann; Gunther ; et al.	2008-02-07
Differential read-out circuit for fuse memory cells App 20060203585 - Lehmann; Gunther ; et al.	2006-09-14
Pulse controlled word line driver App 20060198231 - Larguier; Jean-Yves ; et al.	2006-09-07
Differential current evaluation circuit and sense amplifier circuit for evaluating a memory state of an SRAM semiconductor memory cell Grant 7,099,218 - Wicht , et al. August 29, 2	2006-08-29
Method and storage device for the permanent storage of data App 20060133128 - Gupta; Siddharth ; et al.	2006-06-22
Differential current evaluation circuit and sense amplifier circuit for evaluating a memory state of an SRAM semiconductor memory cell App 20030218481 - Wicht, Bernhard ; et al.	2003-11-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.