Langston; Keith N.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Langston; Keith N..The latest application filed is for "branch prediction path instruction".

Company Profile

2.12.8

Langston; Keith N. - Woodstock NY US
Langston; Keith N. - Ulster Park NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Branch prediction path wrong guess instruction Grant 10,338,923 - Emma , et al.	2019-07-02
Method, system and computer program product for generalized LRU in cache and memory performance analysis and modeling Grant 8,566,529 - Hutton , et al. October 22, 2	2013-10-22
Branch prediction instructions having mask values involving unloading and loading branch history data Grant 8,131,982 - Emma , et al. March 6, 2	2012-03-06
Disowning cache entries on aging out of the entry Grant 8,131,945 - Hutton , et al. March 6, 2	2012-03-06
Method and apparatus for implementing a combined data/coherency cache Grant 8,131,936 - Langston , et al. March 6, 2	2012-03-06
Branch Prediction Path Instruction App 20100287358 - Emma; Philip G. ; et al.	2010-11-11
Disowning Cache Entries On Aging Out Of The Entry App 20100030965 - Hutton; David S. ; et al.	2010-02-04
Methods Involving Branch Prediction App 20090313462 - Emma; Philip G. ; et al.	2009-12-17
Disowning cache entries on aging out of the entry Grant 7,577,795 - Hutton , et al. August 18, 2	2009-08-18
Method, System And Computer Program Product For Generalized Lru In Cache And Memory Performance Analysis And Modeling App 20090204767 - Hutton; David S. ; et al.	2009-08-13
Separate data and coherency cache directories in a shared cache in a multiprocessor system Grant 7,475,193 - Hutton , et al. January 6, 2	2009-01-06
History based line install App 20070180193 - Hutton; David S. ; et al.	2007-08-02
Disowning cache entries on aging out of the entry App 20070174554 - Hutton; David S. ; et al.	2007-07-26
Separate data/coherency caches in a shared memory multiprocessor system App 20070168619 - Hutton; David S. ; et al.	2007-07-19
Method and apparatus for implementing a combined data/coherency cache App 20060184744 - Langston; Keith N. ; et al.	2006-08-17
Cache remapping using synonym classes Grant 5,584,002 - Emma , et al. December 10, 1	1996-12-10
Method and system for cache memory congruence class management in a data processing system Grant 5,410,663 - Blackburn , et al. April 25, 1	1995-04-25
Bias filter memory for filtering out unnecessary interrogations of cache directories in a multiprocessor system Grant 4,142,234 - Bean , et al. February 27, 1	1979-02-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.