Langadi; Saya Goud

Patent Applications and Registrations

Patent applications and USPTO patent grants for Langadi; Saya Goud.The latest application filed is for "instruction packing scheme for vliw cpu architecture".

Company Profile

1.17.13

Langadi; Saya Goud - Bangalore IN
Langadi; Saya Goud - Bengaluru IN
Langadi; Saya Goud - Karnataka IN
Langadi; Saya Goud - Kodihalli IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods, apparatus, and articles of manufacture to determine memory access integrity based on feedback from memory Grant 11,392,455 - Langadi , et al. July 19, 2	2022-07-19
Instruction Packing Scheme For Vliw Cpu Architecture App 20220214880 - Langadi; Saya Goud ; et al.	2022-07-07
Error detection circuit Grant 11,061,783 - Langadi , et al. July 13, 2	2021-07-13
Error Detection Circuit App 20200341869 - LANGADI; Saya Goud ; et al.	2020-10-29
High resolution capture Grant 10,177,747 - Tessarolo , et al. J	2019-01-08
Background memory test apparatus and methods Grant 10,062,451 - Viswanathan Pillai , et al. August 28, 2	2018-08-28
Multi master arbitration scheme in a system on chip Grant 9,910,803 - Langadi March 6, 2	2018-03-06
High Resolution Capture App 20170149418 - Tessarolo; Alexander ; et al.	2017-05-25
Background Memory Test Apparatus And Methods App 20170133106 - Viswanathan Pillai; Prasanth ; et al.	2017-05-11
System and method for improving ECC enabled memory timing Grant 9,645,964 - Langadi May 9, 2	2017-05-09
System And Method For Improving Ecc Enabled Memory Timing App 20150227488 - Langadi; Saya Goud	2015-08-13
System and method for improving ECC enabled memory timing Grant 9,021,170 - Langadi April 28, 2	2015-04-28
Partial-writes to ECC (error check code) enabled memories Grant 9,003,260 - Langadi , et al. April 7, 2	2015-04-07
Multi Master Arbitration Scheme In A System On Chip App 20140372648 - Langadi; Saya Goud	2014-12-18
Missing clock circuit switching clock from second to first clock Grant 8,803,554 - Langadi August 12, 2	2014-08-12
Circuits and methods for clock malfunction detection Grant 8,473,797 - Gupta , et al. June 25, 2	2013-06-25
High resolution capture Grant 8,384,440 - Tessarolo , et al. February 26, 2	2013-02-26
Clock switching circuit with priority multiplexer Grant 8,384,435 - Langadi February 26, 2	2013-02-26
Glitch Free Clock Switching Circuit App 20130043905 - Langadi; Saya Goud	2013-02-21
Circuits And Methods For Clock Malfunction Detection App 20130038352 - GUPTA; CHIRAG SURESHCHANDRA ; et al.	2013-02-14
System And Method For Improving Ecc Enabled Memory Timing App 20130007320 - Langadi; Saya Goud	2013-01-03
Partial-Writes to ECC (Error Check Code) Enabled Memories App 20130007574 - Langadi; Saya Goud ; et al.	2013-01-03
High Resolution Capture App 20120319751 - Tessarolo; Alexander ; et al.	2012-12-20
Glitch Free Clock Switching Circuit App 20120169373 - LANGADI; SAYA GOUD	2012-07-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.