loadpatents
Patent applications and USPTO patent grants for Landry; Joel.The latest application filed is for "fpga logic cell with improved support for counters".
Patent | Date |
---|---|
FPGA logic cell with improved support for counters Grant 10,936,286 - Greene , et al. March 2, 2 | 2021-03-02 |
Fpga Logic Cell With Improved Support For Counters App 20200150925 - Greene; Jonathan W. ;   et al. | 2020-05-14 |
FPGA RAM blocks optimized for use as register files Grant 10,020,811 - Landry , et al. July 10, 2 | 2018-07-10 |
FPGA RAM Blocks Optimized for Use as Register Files App 20180026641 - Landry; Joel ;   et al. | 2018-01-25 |
FPGA RAM blocks optimized for use as register files Grant 9,780,792 - Landry , et al. October 3, 2 | 2017-10-03 |
Fpga Ram Blocks Optimized For Use As Register Files App 20130271180 - Landry; Joel ;   et al. | 2013-10-17 |
FPGA RAM blocks optimized for use as register files Grant 8,446,170 - Landry , et al. May 21, 2 | 2013-05-21 |
Fpga Ram Blocks Optimized For Use As Register Files App 20120280711 - Landry; Joel ;   et al. | 2012-11-08 |
Programmable delay line compensated for process, voltage, and temperature Grant 8,067,959 - Plants , et al. November 29, 2 | 2011-11-29 |
Programmable logic device with a microcontroller-based control system Grant 7,924,051 - Bakker , et al. April 12, 2 | 2011-04-12 |
Flash-based FPGA with secure reprogramming Grant 7,885,122 - Landry , et al. February 8, 2 | 2011-02-08 |
Programmable Delay Line Compensated For Process, Voltage, And Temperature App 20100156459 - Plants; William C. ;   et al. | 2010-06-24 |
Programmable Logic Device With A Microcontroller-based Control System App 20100134142 - Bakker; Gregory ;   et al. | 2010-06-03 |
Programmable delay line compensated for process, voltage, and temperature Grant 7,701,246 - Plants , et al. April 20, 2 | 2010-04-20 |
Programmable logic device with a microcontroller-based control system Grant 7,683,660 - Bakker , et al. March 23, 2 | 2010-03-23 |
Flash-based Fpga With Secure Reprogramming App 20100014357 - Landry; Joel ;   et al. | 2010-01-21 |
Flash-based FPGA with secure reprogramming Grant 7,616,508 - Landry , et al. November 10, 2 | 2009-11-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.