Landin; Anders

Patent Applications and Registrations

Patent applications and USPTO patent grants for Landin; Anders.The latest application filed is for "dynamically configuring memory interleaving for locality and performance isolation".

Company Profile

0.22.29

Landin; Anders - San Carlos CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Speculative writestream transaction Grant 8,645,632 - Cypher , et al. February 4, 2	2014-02-04
Cache hierarchy with bounds on levels accessed Grant 8,606,997 - Cypher , et al. December 10, 2	2013-12-10
Proximity communication package for processor, cache and memory Grant 8,102,663 - Cunningham , et al. January 24, 2	2012-01-24
Multi-node system with global access states Grant 8,024,526 - Landin , et al. September 20, 2	2011-09-20
Multi-node computer system with proxy transaction to read data from a non-owning memory device Grant 8,010,749 - Landin , et al. August 30, 2	2011-08-30
Multi-node computer system employing a reporting mechanism for multi-node transactions Grant 7,945,738 - Landin , et al. May 17, 2	2011-05-17
Dynamically Configuring Memory Interleaving For Locality And Performance Isolation App 20100325374 - Cypher; Robert E. ; et al.	2010-12-23
Speculative Writestream Transaction App 20100199048 - Cypher; Robert E. ; et al.	2010-08-05
Multi-node system in which home memory subsystem stores global to local address translation information for replicating nodes Grant 7,765,381 - Landin , et al. July 27, 2	2010-07-27
Cache Hierarchy With Bounds On Levels Accessed App 20100161904 - Cypher; Robert ; et al.	2010-06-24
Method and apparatus for implementing virtual transactional memory using cache line marking Grant 7,676,636 - Cypher , et al. March 9, 2	2010-03-09
Multi-node computer system implementing global access state dependent transactions Grant 7,606,978 - Landin , et al. October 20, 2	2009-10-20
Multi-node system with split ownership and access right coherence mechanism Grant 7,529,893 - Landin , et al. May 5, 2	2009-05-05
Apparatus And Method For Memory Address Translation Across Multiple Nodes App 20090089537 - Vick; Christopher A. ; et al.	2009-04-02
Proximity Communication Package For Processor, Cache And Memory App 20090089466 - Cunningham; John E. ; et al.	2009-04-02
DRAM remote access cache in local memory in a distributed shared memory system Grant 7,509,460 - Zeffer , et al. March 24, 2	2009-03-24
Semi-blocking deterministic directory coherence Grant 7,480,770 - Zeffer , et al. January 20, 2	2009-01-20
Method and Apparatus for Implementing Virtual Transactional Memory Using Cache Line Marking App 20090019231 - Cypher; Robert E. ; et al.	2009-01-15
Value-based memory coherence support Grant 7,412,567 - Zeffer , et al. August 12, 2	2008-08-12
Cache coherence protocol with speculative writestream Grant 7,376,793 - Cypher , et al. May 20, 2	2008-05-20
Performing virtual to global address translation in processing subsystem Grant 7,363,462 - Landin , et al. April 22, 2	2008-04-22
Multi-node computer system in which interfaces provide data to satisfy coherency transactions when no owning device present in modified global access state node Grant 7,360,029 - Landin , et al. April 15, 2	2008-04-15
Multi-node system in which global address generated by processing subsystem includes global to local translation information Grant 7,360,056 - Cypher , et al. April 15, 2	2008-04-15
Read/Write Permission Bit Support for Efficient Hardware to Software Handover App 20080010417 - Zeffer; Hakan E. ; et al.	2008-01-10
Semi-blocking deterministic directory coherence App 20070294485 - Zeffer; Hakan E. ; et al.	2007-12-20
DRAM remote access cache in local memory in a distributed shared memory system App 20070260821 - Zeffer; Hakan E. ; et al.	2007-11-08
Value-based memory coherence support App 20070255907 - Zeffer; Hakan E. ; et al.	2007-11-01
Cache coherence protocol with speculative writestream App 20070022253 - Cypher; Robert E. ; et al.	2007-01-25
Computer system including a promise array Grant 7,120,756 - Cypher , et al. October 10, 2	2006-10-10
Computer system including a memory controller configured to perform pre-fetch operations Grant 7,055,016 - Phelps , et al. May 30, 2	2006-05-30
Coherence message prediction mechanism and multiprocessing computer system employing the same Grant 6,973,547 - Nilsson , et al. December 6, 2	2005-12-06
Multi-node computer system where active devices selectively initiate certain transactions using remote-type address packets App 20050044174 - Landin, Anders ; et al.	2005-02-24
Multi-node computer system including a mechanism to encode node ID of a transaction-initiating node in invalidating proxy address packets App 20050027947 - Landin, Anders	2005-02-03
Multi-node computer system implementing memory-correctable speculative proxy transactions App 20050010615 - Cypher, Robert E. ; et al.	2005-01-13
Multi-node computer system employing multiple memory response states App 20050005075 - Landin, Anders ; et al.	2005-01-06
Multi-node system in which home memory subsystem stores global to local address translation information for replicating nodes App 20050005074 - Landin, Anders ; et al.	2005-01-06
Multi-node computer system implementing global access state dependent transactions App 20040268056 - Landin, Anders ; et al.	2004-12-30
Multi-node system with split ownership and access right coherence mechanism App 20040268059 - Landin, Anders ; et al.	2004-12-30
Multi-node computer system employing a reporting mechanism for multi-node transactions App 20040268058 - Landin, Anders ; et al.	2004-12-30
Multi-node system with global access states App 20040268057 - Landin, Anders ; et al.	2004-12-30
Multi-node computer system with proxy transaction to read data from a non-owning memory device App 20040268055 - Landin, Anders ; et al.	2004-12-30
Multi-node system with interface intervention to satisfy coherency transactions transparently to active devices App 20040260886 - Landin, Anders ; et al.	2004-12-23
Multi-node system in which global address generated by processing subsystem includes global to local translation information App 20040260905 - Cypher, Robert E. ; et al.	2004-12-23
Performing virtual to global address translation in processing subsystem App 20040260906 - Landin, Anders ; et al.	2004-12-23
Multi-node computer system in which interfaces provide data to satisfy coherency transactions when no owning device present in modified global access state node App 20040260885 - Landin, Anders ; et al.	2004-12-23
Multi-node computer system implementing speculative proxy transactions App 20040260887 - Landin, Anders ; et al.	2004-12-23
Computer system including a memory controller configured to perform pre-fetch operations App 20040221111 - Phelps, Andrew E. ; et al.	2004-11-04
Computer system including a promise array App 20040123049 - Cypher, Robert E. ; et al.	2004-06-24
Coherence message prediction mechanism and multiprocessing computer system employing the same App 20030154351 - Nilsson, Jim ; et al.	2003-08-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.