loadpatents
name:-0.072728872299194
name:-0.081346988677979
name:-0.00313401222229
Lambrache; Emil Patent Filings

Lambrache; Emil

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lambrache; Emil.The latest application filed is for "data processing systems".

Company Profile
0.25.24
  • Lambrache; Emil - Prescott AZ
  • Lambrache; Emil - Campbell CA US
  • Lambrache; Emil - San Jose CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Data processing systems
Grant 11,436,166 - Lambrache September 6, 2
2022-09-06
Data Processing Systems
App 20200250111 - Kind Code
2020-08-06
Switching data pointers based on context
Grant 8,370,606 - Froemming , et al. February 5, 2
2013-02-05
Fast Two Wire Interface And Protocol For Transferring Data
App 20110219160 - Lambrache; Emil ;   et al.
2011-09-08
Use of recovery transistors during write operations to prevent disturbance of unselected cells
Grant 7,916,532 - Lambrache , et al. March 29, 2
2011-03-29
Microcontroller with low-cost digital signal processing extensions
Grant 7,797,516 - Froemming , et al. September 14, 2
2010-09-14
Stack underflow debug with sticky base
Grant 7,752,427 - Lambrache , et al. July 6, 2
2010-07-06
High voltage tolerant port driver
Grant 7,728,635 - Lambrache June 1, 2
2010-06-01
Fast read port for register file
Grant 7,710,814 - Lambrache , et al. May 4, 2
2010-05-04
Use Of Recovery Transistors During Write Operations To Prevent Disturbance Of Unselected Cells
App 20100014354 - Lambrache; Emil ;   et al.
2010-01-21
Single-cycle Low Power Cpu Architecture
App 20090319760 - Froemming; Benjamin F. ;   et al.
2009-12-24
Array source line (AVSS) controlled high voltage regulation for programming flash or EE array
Grant 7,460,411 - Lambrache December 2, 2
2008-12-02
Fast Read Port For Register File
App 20080259712 - Lambrache; Emil ;   et al.
2008-10-23
Dual CPU on-chip-debug low-gate-count architecture with real-time-data tracing
Grant 7,437,616 - Lambrache , et al. October 14, 2
2008-10-14
Data Pointers With Fast Context Switching
App 20080229067 - Froemming; Benjamin Francis ;   et al.
2008-09-18
Microcontroller With Low-cost Digital Signal Processing Extensions
App 20080229075 - Froemming; Benjamin Francis ;   et al.
2008-09-18
High Voltage Tolerant Port Driver
App 20080164911 - Lambrache; Emil
2008-07-10
Fast read port for register file
Grant 7,397,723 - Lambrache , et al. July 8, 2
2008-07-08
Array Source Line (avss) Controlled High Voltage Regulation For Programming Flash Or Ee Array
App 20080106949 - Lambrache; Emil
2008-05-08
Array source line (AVSS) controlled high voltage regulation for programming flash or EE array
Grant 7,339,832 - Lambrache March 4, 2
2008-03-04
High voltage tolerant port driver
Grant 7,336,109 - Lambrache February 26, 2
2008-02-26
Fast read port for register file
Grant 7,304,904 - Lambrache , et al. December 4, 2
2007-12-04
Double byte select high voltage line for EEPROM memory block
Grant 7,304,890 - Lambrache , et al. December 4, 2
2007-12-04
Use of recovery transistors during write operations to prevent disturbance of unselected cells
Grant 7,295,466 - Lambrache , et al. November 13, 2
2007-11-13
Fast Read Port For Register File
App 20070189090 - Lambrache; Emil ;   et al.
2007-08-16
Fast Read Port For Register File
App 20070189092 - Lambrache; Emil ;   et al.
2007-08-16
Fast Read Port For Register File
App 20070189101 - Lambrache; Emil ;   et al.
2007-08-16
Double byte select high voltage line for EEPROM memory block
App 20070171756 - Lambrache; Emil ;   et al.
2007-07-26
Dual CPU on-chip-debug low-gate-count architecture with real-time-data tracing
App 20070168731 - Lambrache; Emil ;   et al.
2007-07-19
Automatic address transition detection (ATD) control for reduction of sense amplifier power consumption
Grant 7,245,555 - Lambrache July 17, 2
2007-07-17
Use of recovery transistors during write operations to prevent disturbance of unselected cells
App 20070140002 - Lambrache; Emil ;   et al.
2007-06-21
Automatic Address Transition Detection (atd) Control For Reduction Of Sense Amplifier Power Consumption
App 20070133340 - Lambrache; Emil
2007-06-14
Stack underflow debug with sticky base
App 20070136565 - Lambrache; Emil ;   et al.
2007-06-14
Fast read port for register file
Grant 7,224,635 - Lambrache , et al. May 29, 2
2007-05-29
Layout reduction by sharing a column latch per two bit lines
Grant 7,224,610 - Lambrache , et al. May 29, 2
2007-05-29
Array source line (AVSS) controlled high voltage regulation for programming flash or EE array
App 20070115728 - Lambrache; Emil
2007-05-24
High voltage tolerant port driver
App 20070096779 - Lambrache; Emil
2007-05-03
Fast two wire interface and protocol for transferring data
App 20060294275 - Lambrache; Emil ;   et al.
2006-12-28
Fast read port for register file
App 20060198204 - Lambrache; Emil ;   et al.
2006-09-07
Single-cycle low-power CPU architecture
App 20060200650 - Froemming; Benjamin F. ;   et al.
2006-09-07
Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput
Grant 7,082,481 - Lambrache , et al. July 25, 2
2006-07-25
Serial peripheral interface (SPI) apparatus with write buffer for improving data throughput
App 20050114567 - Lambrache, Emil ;   et al.
2005-05-26
Dual mode high voltage power supply for providing increased speed in programming during testing of low voltage non-volatile memories
Grant 6,597,603 - Lambrache , et al. July 22, 2
2003-07-22
Dual Mode High Voltage Power Supply For Providing Increased Speed In Programming During Testing Of Low Voltage Non-volatile Memories
App 20030090940 - Lambrache, Emil ;   et al.
2003-05-15
Apparatus and method for simplified analog signal record and playback
Grant 5,898,605 - Smarandoiu , et al. April 27, 1
1999-04-27
EEPROM array with flash-like core having ECC or a write cache or interruptible load cycles
Grant 5,765,185 - Lambrache , et al. June 9, 1
1998-06-09
EEPROM array with flash-like core
Grant 5,606,532 - Lambrache , et al. February 25, 1
1997-02-25
Core organization and sense amplifier having lubricating current, active clamping and buffered sense node for speed enhancement for non-volatile memory
Grant 5,390,147 - Smarandoiu , et al. February 14, 1
1995-02-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed