Lamb; Joseph M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lamb; Joseph M..The latest application filed is for "reordering pcp flows as they are assigned to virtual channels".

Company Profile

0.14.4

Lamb; Joseph M. - Hopkinton MA
Lamb; Joseph M. - Hopedale MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
256-bit parallel parser and checksum circuit with 1-hot state information bus Grant 9,891,985 - Lamb , et al. February 13, 2	2018-02-13
High-speed dequeuing of buffer IDS in frame storing system Grant 9,515,946 - Lamb December 6, 2	2016-12-06
Reordering PCP flows as they are assigned to virtual channels Grant 9,270,488 - Lamb February 23, 2	2016-02-23
Merging PCP flows as they are assigned to a single virtual channel Grant 9,264,256 - Lamb February 16, 2	2016-02-16
Inverse PCP flow remapping for PFC pause frame generation Grant 9,258,256 - Lamb February 9, 2	2016-02-09
High-speed Dequeuing Of Buffer Ids In Frame Storing System App 20160006665 - Lamb; Joseph M.	2016-01-07
Merging Pcp Flows As They Are Assigned To A Single Virtual Channel App 20160006579 - Lamb; Joseph M.	2016-01-07
Inverse Pcp Flow Remapping For Pfc Pause Frame Generation App 20160006677 - Lamb; Joseph M.	2016-01-07
Reordering Pcp Flows As They Are Assigned To Virtual Channels App 20160006580 - Lamb; Joseph M.	2016-01-07
DDR retiming circuit Grant 9,208,844 - Lamb , et al. December 8, 2	2015-12-08
Clock signal generation arrangement including digital noise reduction circuit for reducing noise in a digital clocking signal Grant 5,559,459 - Back , et al. September 24, 1	1996-09-24
System using separate transfer circuits for performing different transfer operations respectively and scanning I/O devices status upon absence of both operations Grant 5,379,381 - Lamb January 3, 1	1995-01-03
Programmable interrupt priority encoder method and apparatus Grant 5,257,383 - Lamb October 26, 1	1993-10-26
Fault tolerant digital data processor with improved input/output controller Grant 4,974,150 - Long , et al. November 27, 1	1990-11-27
Digital data processor with fault-tolerant peripheral interface Grant 4,974,144 - Long , et al. November 27, 1	1990-11-27
Fault tolerant digital data processor with improved bus protocol Grant 4,939,643 - Long , et al. July 3, 1	1990-07-03
Method and apparatus for monitoring peripheral device communications Grant 4,931,922 - Baty , et al. June 5, 1	1990-06-05
Digital data processor with fault tolerant peripheral bus communications Grant 4,926,315 - Long , et al. May 15, 1	1990-05-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.