loadpatents
name:-0.011090040206909
name:-0.0076680183410645
name:-0.0073018074035645
LAKHANPAL; Vikas Patent Filings

LAKHANPAL; Vikas

Patent Applications and Registrations

Patent applications and USPTO patent grants for LAKHANPAL; Vikas.The latest application filed is for "architecture to mitigate overshoot/undershoot in a voltage regulator".

Company Profile
7.8.10
  • LAKHANPAL; Vikas - Bengaluru IN
  • Lakhanpal; Vikas - Bangalore IN
  • Lakhanpal; Vikas - Karnataka N/A IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Power Converter Control
App 20220209658 - BAFNA; Naman ;   et al.
2022-06-30
Architecture To Mitigate Overshoot/undershoot In A Voltage Regulator
App 20220209648 - Wadeyar; Venkatesh ;   et al.
2022-06-30
Configurable Circuit Telemetry System
App 20220159128 - Singhal; Shobhit ;   et al.
2022-05-19
Configurable circuit telemetry system
Grant 11,283,935 - Singhal , et al. March 22, 2
2022-03-22
Configurable Circuit Telemetry System
App 20210203786 - SINGHAL; Shobhit ;   et al.
2021-07-01
Fully differential current sensing
Grant 10,996,256 - Banerji , et al. May 4, 2
2021-05-04
Unified Bus Architecture For A Voltage Regulator
App 20210004072 - Wadeyar; Venkatesh ;   et al.
2021-01-07
Fully Differential Current Sensing
App 20200333390 - Banerji; Sudeep ;   et al.
2020-10-22
Fully differential current sensing
Grant 10,746,778 - Banerji , et al. A
2020-08-18
Methods and apparatus for overshoot, undershoot and delay reduction of a voltage regulator output by dynamically offsetting a reference voltage
Grant 10,551,859 - Gakhar , et al. Fe
2020-02-04
Fully Differential Current Sensing
App 20190277897 - Banerji; Sudeep ;   et al.
2019-09-12
Fully differential current sensing
Grant 10,345,353 - Banerji , et al. July 9, 2
2019-07-09
Fully Differential Current Sensing
App 20190146020 - BANERJI; Sudeep ;   et al.
2019-05-16
Methods And Apparatus For Overshoot, Undershoot And Delay Reduction Of A Voltage Regulator Output By Dynamically Offsetting A Reference Voltage
App 20170336818 - Gakhar; Vikram ;   et al.
2017-11-23
Apparatus and methods for clock alignment for high speed interfaces
Grant 8,942,333 - Kumar , et al. January 27, 2
2015-01-27
Write-leveling system and method
Grant 8,737,161 - Kumar , et al. May 27, 2
2014-05-27
Apparatus And Methods For Clock Alignment For High Speed Interfaces
App 20140133613 - Kumar; Arvind ;   et al.
2014-05-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed