LAI; Liangzhen

Patent Applications and Registrations

Patent applications and USPTO patent grants for LAI; Liangzhen.The latest application filed is for "counter based multiply-and-accumulate circuit for neural network".

Company Profile

7.5.12

LAI; Liangzhen - Fremont CA
Lai; Liangzhen - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Counter Based Multiply-and-accumulate Circuit For Neural Network App 20220308835 - LAI; Liangzhen ; et al.	2022-09-29
Power Efficient Multiply-accumulate Circuitry App 20220237262 - Lai; Liangzhen	2022-07-28
Counter based multiply-and-accumulate circuit for neural network Grant 11,385,864 - Lai , et al. July 12, 2	2022-07-12
Power efficient multiply-accumulate circuitry Grant 11,301,545 - Lai April 12, 2	2022-04-12
System and method for supporting alternate number format for efficient multiplication Grant 10,977,002 - Venkatesh , et al. April 13, 2	2021-04-13
System And Method For Supporting Alternate Number Format For Efficient Multiplication App 20210019115 - Venkatesh; Ganesh ; et al.	2021-01-21
System And Method For Performing Small Channel Count Convolutions In Energy-efficient Input Operand Stationary Accelerator App 20210019591 - Venkatesh; Ganesh ; et al.	2021-01-21
Systems And Methods For Reading And Writing Sparse Data In A Neural Network Accelerator App 20210011846 - Venkatesh; Ganesh ; et al.	2021-01-14
Systems And Methods For Distributing A Neural Network Across Multiple Computing Devices App 20210011288 - Lai; Liangzhen ; et al.	2021-01-14
Power Efficient Multiply-accumulate Circuitry App 20210011971 - Lai; Liangzhen	2021-01-14
Systems And Methods For Pipelined Parallelism To Accelerate Distributed Processing App 20210012186 - Venkatesh; Ganesh ; et al.	2021-01-14
Systems, Methods, And Devices For Early-exit From Convolution App 20210012178 - Venkatesh; Ganesh ; et al.	2021-01-14
Counter Based Multiply-and-accumulate Circuit For Neural Network App 20210004208 - LAI; Liangzhen ; et al.	2021-01-07
Logical interleaver Grant 10,122,384 - Lai , et al. November 6, 2	2018-11-06
Computer implemented system and method for reducing failure in time soft errors of a circuit design Grant 9,922,152 - Lai , et al. March 20, 2	2018-03-20
Logical Interleaver App 20170338836 - Lai; Liangzhen ; et al.	2017-11-23
Computer Implemented System and Method for Reducing Failure in Time Soft Errors of a Circuit Design App 20170277817 - Lai; Liangzhen ; et al.	2017-09-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.