loadpatents
name:-0.0095691680908203
name:-0.008512020111084
name:-0.00041794776916504
Lai; Lee Wang Patent Filings

Lai; Lee Wang

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lai; Lee Wang.The latest application filed is for "stacked die package for peripheral and center device pad layout device".

Company Profile
0.7.7
  • Lai; Lee Wang - Singapore SG
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Stacked die package for peripheral and center device pad layout device
Grant 8,269,328 - Kim , et al. September 18, 2
2012-09-18
Stacked Die Package For Peripheral And Center Device Pad Layout Device
App 20110062583 - Kim; Dalson Ye Seng ;   et al.
2011-03-17
Stacked die package for peripheral and center device pad layout device
Grant 7,846,768 - Kim , et al. December 7, 2
2010-12-07
Stacked Die Package For Peripheral And Center Device Pad Layout Device
App 20080280396 - Kim; Dalson Ye Seng ;   et al.
2008-11-13
Stacked die package for peripheral and center device pad layout device
Grant 7,425,463 - Kim , et al. September 16, 2
2008-09-16
Stacked device package for peripheral and center device pad layout device
Grant 7,205,656 - Kim , et al. April 17, 2
2007-04-17
Stacked die package for peripheral and center device pad layout device
App 20060246622 - Kim; Dalson Ye Seng ;   et al.
2006-11-02
Stacked device package for peripheral and center device pad layout device
App 20060197206 - Kim; Dalson Ye Seng ;   et al.
2006-09-07
Method for fabricating a semiconductor package with multi layered leadframe
Grant 6,972,214 - Kuan , et al. December 6, 2
2005-12-06
Method for fabricating a semiconductor package with multi layered leadframe
App 20050087847 - Kuan, Lee Choon ;   et al.
2005-04-28
Method for fabricating semiconductor component with multi layered leadframe
Grant 6,835,599 - Kuan , et al. December 28, 2
2004-12-28
Semiconductor component having multi layered leadframe
Grant 6,784,525 - Kuan , et al. August 31, 2
2004-08-31
Method for fabricating semiconductor component with multi layered leadframe
App 20040130010 - Kuan, Lee Choon ;   et al.
2004-07-08
Semiconductor package having multi-layer leadframe and method of fabrication
App 20040080046 - Choon Kuan, Lee ;   et al.
2004-04-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed