loadpatents
name:-0.029933929443359
name:-0.035598039627075
name:-0.0064189434051514
Lai; Konrad K. Patent Filings

Lai; Konrad K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lai; Konrad K..The latest application filed is for "system for speculative execution event counter checkpointing and restoring".

Company Profile
9.41.47
  • Lai; Konrad K. - Vancouver WA
  • - Vancouver WA US
  • Lai; Konrad K. - Vancover WA US
  • Lai, Konrad K. - Aloha OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus and method for transactional memory and lock elision including an abort instruction to abort speculative execution
Grant 10,409,612 - Dixon , et al. Sept
2019-09-10
Apparatus and method for transactional memory and lock elision including abort and end instructions to abort or commit speculative execution
Grant 10,409,611 - Dixon , et al. Sept
2019-09-10
Instruction and logic to test transactional execution status
Grant 10,261,879 - Rajwar , et al.
2019-04-16
Instruction and logic to test transactional execution status
Grant 10,248,524 - Rajwar , et al.
2019-04-02
Instruction and logic to test transactional execution status
Grant 10,223,227 - Rajwar , et al.
2019-03-05
Instruction and logic to test transactional execution status
Grant 10,210,065 - Rajwar , et al. Feb
2019-02-19
Instruction and logic to test transactional execution status
Grant 10,210,066 - Rajwar , et al. Feb
2019-02-19
Instruction and logic to test transactional execution status
Grant 10,152,401 - Rajwar , et al. Dec
2018-12-11
Last branch record indicators for transactional memory
Grant 10,073,719 - Rajwar , et al. September 11, 2
2018-09-11
System For Speculative Execution Event Counter Checkpointing And Restoring
App 20170235580 - Knauth; Laura A. ;   et al.
2017-08-17
Processor For Speculative Execution Event Counter Checkpointing And Restoring
App 20170235579 - Knauth; Laura A. ;   et al.
2017-08-17
System-on-chip For Speculative Execution Event Counter Checkpointing And Restoring
App 20170235638 - Knauth; Laura A. ;   et al.
2017-08-17
Methods and apparatus to manage speculative execution of object locks by diverting the speculative execution of target code
Grant 9,529,645 - Srinivas , et al. December 27, 2
2016-12-27
Instruction and logic to test transactional execution status
App 20160266992 - Rajwar; Ravi ;   et al.
2016-09-15
Method, apparatus, and system for speculative abort control mechanisms
App 20160246606 - Dixon; Martin G. ;   et al.
2016-08-25
Method, Apparatus, And System For Speculative Abort Control Mechanisms
App 20160239304 - Dixon; Martin G. ;   et al.
2016-08-18
Last Branch Record Indicators For Transactional Memory
App 20160232041 - Rajwar; Ravi ;   et al.
2016-08-11
Method, apparatus, and system for speculative abort control mechanisms
App 20160210177 - Dixon; Martin G. ;   et al.
2016-07-21
Instruction and logic to test transactional execution status
App 20160203068 - Rajwar; Ravi ;   et al.
2016-07-14
Instruction and logic to test transactional execution status
App 20160203019 - Rajwar; Ravi ;   et al.
2016-07-14
Instruction and logic to test transactional execution status
App 20160202987 - Rajwar; Ravi ;   et al.
2016-07-14
Instruction And Logic To Test Transactional Execution Status
App 20160202979 - Rajwar; Ravi ;   et al.
2016-07-14
Instruction And Logic To Test Transactional Execution Status
App 20160188479 - Rajwar; Ravi ;   et al.
2016-06-30
Event counter checkpointing and restoring
Grant 9,372,764 - Knauth , et al. June 21, 2
2016-06-21
Method, apparatus, and system for speculative abort control mechanisms
App 20160154648 - Dixon; Martin G. ;   et al.
2016-06-02
Last branch record register for storing taken branch information and transactional memory transaction indicator to be used in transaction execution analysis
Grant 9,354,878 - Rajwar , et al. May 31, 2
2016-05-31
Method, apparatus, and system for speculative abort control mechanisms
App 20160132337 - Dixon; Martin G. ;   et al.
2016-05-12
Method, apparatus, and system for speculative abort control mechanisms
App 20160132336 - Dixon; Martin G. ;   et al.
2016-05-12
Method, apparaturs, and system for speculative abort control mechanisms
App 20160132334 - Dixon; Martin G. ;   et al.
2016-05-12
Method, Apparatus, And System For Speculative Abort Control Mechanisms
App 20160132333 - Dixon; Martin G. ;   et al.
2016-05-12
Method, apparatus, and system for speculative abort control mechanisms
App 20160132335 - Dixon; Martin G. ;   et al.
2016-05-12
Instruction and logic to test transactional execution status
Grant 9,268,596 - Rajwar , et al. February 23, 2
2016-02-23
Methods And Apparatus To Bypass Object Locks
App 20150169384 - Srinivas; Suresh ;   et al.
2015-06-18
Event Counter Checkpointing And Restoring
App 20150089286 - Knauth; Laura A. ;   et al.
2015-03-26
Method and apparatus to bypass object lock by speculative execution of generated bypass code shell based on bypass failure threshold in managed runtime environment
Grant 8,972,994 - Srinivas , et al. March 3, 2
2015-03-03
Method, Apparatus, And System For Transactional Speculation Control Instructions
App 20150032998 - Rajwar; Ravi ;   et al.
2015-01-29
Event counter checkpointing and restoring
Grant 08924692 -
2014-12-30
Event counter checkpointing and restoring
Grant 8,924,692 - Knauth , et al. December 30, 2
2014-12-30
Method, Apparatus, And System For Transactional Speculation Control Instructions
App 20140379996 - Rajwar; Ravi ;   et al.
2014-12-25
Debugging parallel software using speculatively executed code sequences in a multiple core environment
Grant 8,881,106 - Lachner , et al. November 4, 2
2014-11-04
Last Branch Record Indicators For Transactional Memory
App 20140258695 - Rajwar; Ravi ;   et al.
2014-09-11
Last branch record indicators for transactional memory
Grant 8,782,382 - Rajwar , et al. July 15, 2
2014-07-15
Method, Apparatus, And System For Speculative Abort Control Mechanisms
App 20140059333 - Dixon; Martin G. ;   et al.
2014-02-27
Instruction And Logic To Test Transactional Execution Status
App 20130205119 - Rajwar; Ravi ;   et al.
2013-08-08
Processor with last branch record register storing transaction indicator
Grant 8,479,053 - Rajwar , et al. July 2, 2
2013-07-02
Transactional memory in out-of-order processors with XABORT having immediate argument
Grant 8,301,849 - Rajwar , et al. October 30, 2
2012-10-30
Method, Apparatus, And System For Speculative Execution Event Counter Checkpointing And Restoring
App 20120227045 - Knauth; Laura A. ;   et al.
2012-09-06
Last Branch Record Indicators For Transactional Memory
App 20120030518 - Rajwar; Ravi ;   et al.
2012-02-02
Debugging Parallel Software Using Speculatively Executed Code Sequences In A Multiple Core Environment
App 20110197182 - Lachner; Peter ;   et al.
2011-08-11
Event counter checkpointing and restoring
App 20110161639 - Knauth; Laura A. ;   et al.
2011-06-30
Methods And Apparatus To Manage Object Locks
App 20110153992 - Srinivas; Suresh ;   et al.
2011-06-23
Transactional Memory In Out-of-order Processors With Xabort Having Immediate Argument
App 20110153960 - Rajwar; Ravi ;   et al.
2011-06-23
Method and apparatus for performing deferred transactions
Grant RE38,388 - Sarangdhar , et al. January 13, 2
2004-01-13
Method and apparatus for retrieving data from a data storage device
App 20010011317 - Bonella, Randy M. ;   et al.
2001-08-02
Apparatus and method for caching lock conditions in a multi-processor system
Grant 6,006,299 - Wang , et al. December 21, 1
1999-12-21
Method and apparatus for performing bus transactions in a computer system
Grant 5,903,738 - Sarangdhar , et al. May 11, 1
1999-05-11
Physical address size selection and page size selection in an address translator
Grant 5,802,605 - Alpert , et al. September 1, 1
1998-09-01
Apparatus for maintaining multilevel cache hierarchy coherency in a multiprocessor computer system
Grant 5,715,428 - Wang , et al. February 3, 1
1998-02-03
Memory subsystem wherein a single processor chip controls multiple cache memory chips
Grant 5,678,020 - Singh , et al. October 14, 1
1997-10-14
Physical address size selection and page size selection in an address translator
Grant 5,617,554 - Alpert , et al. April 1, 1
1997-04-01
Computer system with distributed bus arbitration scheme for symmetric and priority agents
Grant 5,581,782 - Sarangdhar , et al. December 3, 1
1996-12-03
Method and apparatus for performing bus transactions in a computer system
Grant 5,568,620 - Sarangdhar , et al. October 22, 1
1996-10-22
Exclusive and/or partially inclusive extension cache system and method to minimize swapping therein
Grant 5,564,035 - Lai October 8, 1
1996-10-08
Apparatus and method for performing error correction in a multi-processor system
Grant 5,550,988 - Sarangdhar , et al. August 27, 1
1996-08-27
Method and apparatus for combining a direct-mapped cache and a multiple-way cache in a cache memory
Grant 5,548,742 - Wang , et al. August 20, 1
1996-08-20
Apparatus and method for an instruction cache locking scheme
Grant 5,493,667 - Huck , et al. February 20, 1
1996-02-20
Synchronous communication between execution environments in a data processing system employing an object-oriented memory protection mechanism
Grant 5,157,777 - Lai , et al. October 20, 1
1992-10-20
Disabling tag bit recognition and allowing privileged operations to occur in an object-oriented memory protection mechanism
Grant 5,075,842 - Lai December 24, 1
1991-12-24
Object lifetime control in an object-oriented memory protection mechanism
Grant 5,075,848 - Lai , et al. December 24, 1
1991-12-24
Type management and control in an object oriented memory protection mechanism
Grant 5,075,845 - Lai , et al. December 24, 1
1991-12-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed