loadpatents
name:-0.023982048034668
name:-0.014459133148193
name:-0.00046300888061523
Lai; Han-Chao Patent Filings

Lai; Han-Chao

Patent Applications and Registrations

Patent applications and USPTO patent grants for Lai; Han-Chao.The latest application filed is for "non-volatile memory device and manufacturing method thereof".

Company Profile
0.14.19
  • Lai; Han-Chao - Hsinchu County TW
  • Lai; Han Chao - Hsinchu TW
  • Lai; Han Chao - Taichung TW
  • Lai, Han-Chao - Taichung City TW
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Non-volatile memory device and manufacturing method thereof
Grant 11,362,099 - Chen , et al. June 14, 2
2022-06-14
Non-volatile Memory Device And Manufacturing Method Thereof
App 20210265368 - Chen; Ching-Hua ;   et al.
2021-08-26
Method for manufacturing a multiple-bit-per-cell memory
Grant 8,501,591 - Yeh , et al. August 6, 2
2013-08-06
Method for programming programmable eraseless memory
Grant 7,180,123 - Yeh , et al. February 20, 2
2007-02-20
Method for manufacturing a programmable eraseless memory
Grant 7,132,350 - Yeh , et al. November 7, 2
2006-11-07
Method for manufacturing a multiple-bit-per-cell memory
App 20060073642 - Yeh; Chih Chieh ;   et al.
2006-04-06
Programmable resistor eraseless memory
App 20050190601 - Yeh, Chih Chieh ;   et al.
2005-09-01
Method for manufacturing a programmable eraseless memory
App 20050037546 - Yeh, Chih Chieh ;   et al.
2005-02-17
Method for programming programmable eraseless memory
App 20050036368 - Yeh, Chih Chieh ;   et al.
2005-02-17
Programmable eraseless memory
App 20050035429 - Yeh, Chih Chieh ;   et al.
2005-02-17
Semiconductor device with minimal short-channel effects and low bit-line resistance
Grant 6,808,995 - Lin , et al. October 26, 2
2004-10-26
Erasing method for p-channel NROM
App 20040105313 - Lin, Hung-Sui ;   et al.
2004-06-03
Operation method for programming and erasing a data in a P-channel sonos memory cell
Grant 6,720,614 - Lin , et al. April 13, 2
2004-04-13
Erasing method for p-channel NROM
Grant 6,671,209 - Lin , et al. December 30, 2
2003-12-30
Semiconductor device with trench isolation structure
Grant 6,635,946 - Lai , et al. October 21, 2
2003-10-21
Semiconductor device with minimal short-channel effects and low bit-line resistance
App 20030178624 - Lin, Hung-Sui ;   et al.
2003-09-25
Non-volatile memory and fabrication thereof
Grant 6,620,693 - Lai , et al. September 16, 2
2003-09-16
Non-volatile memory and fabrication thereof
App 20030132488 - Lai, Han-Chao ;   et al.
2003-07-17
Memory structure and method for manufacturing the same
App 20030134477 - Lin, Hung-Sui ;   et al.
2003-07-17
Non-volatile memory and fabrication thereof
App 20030134478 - Lai, Han-Chao ;   et al.
2003-07-17
Semiconductor device with minimal short-channel effects and low bit-line resistance
Grant 6,555,844 - Lin , et al. April 29, 2
2003-04-29
Erasing method for p-channel NROM
App 20030067807 - Lin, Hung-Sui ;   et al.
2003-04-10
Method of fabricating a non-volatile memory with a spacer
Grant 6,524,913 - Lin , et al. February 25, 2
2003-02-25
Semiconductor device with trench isolation structure
App 20030034543 - Lai, Han-Chao ;   et al.
2003-02-20
Operation method for programming and erasing a data in a P-channel sonos memory cell
App 20030036250 - Lin, Hung-Sui ;   et al.
2003-02-20
Method For Manufacturing A Metal Oxide Semiconductor With A Sharp Corner Spacer
App 20030013242 - Lai, Han-Chao ;   et al.
2003-01-16
Method for forming a metal oxide semiconductor type field effect transistor
App 20020197780 - Lai, Han-Chao ;   et al.
2002-12-26
SONOS component having high dielectric property
Grant 6,498,377 - Lin , et al. December 24, 2
2002-12-24
Fabrication method for suppressing a hot carrier effect and leakage currents of I/O devices
App 20020155686 - Lin, Hung-Sui ;   et al.
2002-10-24
Method of manufacturing metal-oxide semiconductor transistor
Grant 6,455,388 - Lai , et al. September 24, 2
2002-09-24
Method for forming extension by using double etch spacer
App 20020102801 - Lai, Han-Chao ;   et al.
2002-08-01
Process for fabricating CMOS transistor of IC devices employing double spacers for preventing short-channel effects
App 20020086473 - Tsai, Wen-Jer ;   et al.
2002-07-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed