Kwan; Kelvin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kwan; Kelvin.The latest application filed is for "apparatus and method for reduced core entry into a power state having a powered down core cache".

Company Profile

1.13.12

Kwan; Kelvin - Santa Clara CA
Kwan; Kelvin - Rochester NY US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and systems for energy efficiency and energy conservation including on-off keying for power control Grant 10,725,524 - Nasrullah , et al.	2020-07-28
Apparatus and method for flushing dirty cache lines based on cache activity levels Grant 9,965,023 - Keppel , et al. May 8, 2	2018-05-08
Methods and systems for energy efficiency and energy conservation including entry and exit latency reduction for low power states Grant 9,665,144 - Nasrullah , et al. May 30, 2	2017-05-30
Controlling power gate circuitry based on dynamic capacitance of a circuit Grant 9,594,412 - Svilan , et al. March 14, 2	2017-03-14
Apparatus And Method For Reduced Core Entry Into A Power State Having A Powered Down Core Cache App 20170003734 - KEPPEL; DAVID ; et al.	2017-01-05
Apparatus and method for reduced core entry into a power state having a powered down core cache Grant 9,442,849 - Keppel , et al. September 13, 2	2016-09-13
Method And Systems For Energy Efficiency And Energy Conservation Including On-off Keying For Power Control App 20160179175 - Nasrullah; Jawad ; et al.	2016-06-23
Method and systems for energy efficiency and energy conservation including on-off keying for power control Grant 9,280,190 - Nasrullah , et al. March 8, 2	2016-03-08
Semiconductor chip with adaptive BIST cache testing during runtime Grant 9,229,872 - Wilkerson , et al. January 5, 2	2016-01-05
Tools and methods for customizing multi-function devices Grant 9,176,751 - Colelli , et al. November 3, 2	2015-11-03
Semiconductor Chip With Adaptive BIST Cache Testing During Runtime App 20140281254 - WILKERSON; Christopher ; et al.	2014-09-18
Apparatus and Method For Reduced Core Entry Into A Power State Having A Powered Down Core Cache App 20140189240 - KEPPEL; David ; et al.	2014-07-03
Controlling Power Gate Circuitry Based On Dynamic Capacitance Of A Circuit App 20130275782 - Svilan; Vjekoslav ; et al.	2013-10-17
Tools And Methods For Customizing Multi-Function Devices App 20130268926 - Colelli; Dianne ; et al.	2013-10-10
Method And Systems For Energy Efficiency And Energy Conservation Including On-off Keying For Power Control App 20120166838 - Nasrullah; Jawad ; et al.	2012-06-28
Methods And Systems For Energy Efficiency And Energy Conservation Including Entry And Exit Latency Reduction For Low Power States App 20120151235 - Nasrullah; Jawad ; et al.	2012-06-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.