Kuo; Harry

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kuo; Harry.The latest application filed is for "programmable and flexible reference cell selection method for memory devices".

Company Profile

0.11.9

Kuo; Harry - Palo Alto CA
Kuo; Harry - Cupertino CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Crossbar RRAM array radiation hardened application Grant 9,177,642 - Kuo November 3, 2	2015-11-03
Circuit for concurrent read operation and method therefor Grant 9,047,939 - Kuo , et al. June 2, 2	2015-06-02
Programmable and flexible reference cell selection method for memory devices Grant 9,042,150 - Achter , et al. May 26, 2	2015-05-26
Capacitive discharge programming for two-terminal memory cells Grant 8,934,280 - Kuo , et al. January 13, 2	2015-01-13
Programmable And Flexible Reference Cell Selection Method For Memory Devices App 20140192581 - Achter; Michael ; et al.	2014-07-10
Circuit For Concurrent Read Operation And Method Therefor App 20140146595 - KUO; Harry ; et al.	2014-05-29
Circuit for concurrent read operation and method therefor Grant 8,675,384 - Kuo , et al. March 18, 2	2014-03-18
Circuit For Concurrent Read Operation And Method Therefor App 20130033923 - KUO; Harry ; et al.	2013-02-07
Circuit for concurrent read operation and method therefor Grant 8,315,079 - Kuo , et al. November 20, 2	2012-11-20
Bitline voltage driver Grant 8,295,102 - Chia , et al. October 23, 2	2012-10-23
Circuit For Concurrent Read Operation And Method Therefor App 20120087169 - Kuo; Harry ; et al.	2012-04-12
Memory array of pairs of nonvolatile memory cells using Fowler-Nordheim programming and erasing Grant 7,995,385 - Nazarian , et al. August 9, 2	2011-08-09
Deterministic programming algorithm that provides tighter cell distributions with a reduced number of programming pulses Grant 7,894,267 - Nazarian , et al. February 22, 2	2011-02-22
Bitline Voltage Driver App 20100284229 - CHIA; Chieu Yin ; et al.	2010-11-11
Bitline voltage driver Grant 7,787,313 - Chia , et al. August 31, 2	2010-08-31
Bitline Voltage Driver App 20090244989 - CHIA; Chieu Yin ; et al.	2009-10-01
Nonvolatile memory array architecture Grant 7,567,457 - Nazarian , et al. July 28, 2	2009-07-28
Nonvolatile Memory Array Partitioning Architecture And Method To Utilize Single Level Cells And Multi Level Cells Within Said Architecture App 20090109758 - Nazarian; Hagop ; et al.	2009-04-30
Nonvolatile Memory Array Partitioning Architecture And Method To Utilize Single Level Cells And Multi Level Cells Within Said Architecture. App 20090109721 - Nazarian; Hagop ; et al.	2009-04-30
Deterministic Programming Algorithm That Provides Tighter Cell Distributions With A Reduced Number Of Programming Pulses App 20090109760 - Nazarian; Hagop ; et al.	2009-04-30

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.