loadpatents
Patent applications and USPTO patent grants for Kulkarni; Upendra M..The latest application filed is for "cpu write-back cache coherency mechanism that transfers data from a cache memory to a main memory after access of the main memory by an alternative bus master".
Patent | Date |
---|---|
CPU write-back cache coherency mechanism that transfers data from a cache memory to a main memory after access of the main memory by an alternative bus master Grant 5,950,227 - Kulkarni September 7, 1 | 1999-09-07 |
Low cost writethrough cache coherency apparatus and method for computer systems without a cache suppporting bus Grant 5,768,557 - Kulkarni June 16, 1 | 1998-06-16 |
Low cost writethrough cache coherency apparatus and method for computer systems without a cache supporting bus Grant 5,551,006 - Kulkarni August 27, 1 | 1996-08-27 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.