loadpatents
name:-0.002453088760376
name:-0.037689924240112
name:-0.010128974914551
Kukal; Taranjit Singh Patent Filings

Kukal; Taranjit Singh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kukal; Taranjit Singh.The latest application filed is for "method, system, and computer program product for schematic driven, unified thermal and electromagnetic interference compliance analyses for electronic circuit designs".

Company Profile
9.36.1
  • Kukal; Taranjit Singh - Delhi IN
  • Kukal; Taranjit Singh - New Delhi IN
  • Kukal; Taranjit Singh - Nirankari Colony IN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System and method for performance estimation for electronic designs using subcircuit matching and data-reuse
Grant 11,354,477 - Ahuja , et al. June 7, 2
2022-06-07
System and method for computing electrical over-stress of devices associated with an electronic design
Grant 10,997,332 - Kukal , et al. May 4, 2
2021-05-04
System and method for power-grid aware simulation of an IC-package schematic
Grant 10,783,307 - Kukal , et al. Sept
2020-09-22
Method, system, and computer program product for performing channel analyses for an electronic circuit design including a parallel interface
Grant 10,726,188 - Keshavan , et al.
2020-07-28
Methods, systems, and computer program product for binding and back annotating an electronic design with a schematic driven extracted view
Grant 10,678,978 - Kukal , et al.
2020-06-09
System and method to estimate a number of layers needed for routing a multi-die package
Grant 10,643,020 - Kukal , et al.
2020-05-05
Methods, systems, and computer program product for implementing schematic driven extracted views for an electronic design
Grant 10,558,780 - Kukal , et al. Feb
2020-02-11
System and method for schematic-driven generation of input/output models
Grant 10,528,688 - Pal , et al. J
2020-01-07
Methods, systems, and computer program product for implementing a net as a transmission line model in a schematic driven extracted view for an electronic design
Grant 10,467,370 - Kukal , et al. No
2019-11-05
System and method to generate schematics from layout-fabrics with a common cross-fabric model
Grant 10,289,793 - Kukal , et al.
2019-05-14
Methods, systems, and computer program product for implementing a layout-driven, multi-fabric schematic design
Grant 9,934,354 - Kukal , et al. April 3, 2
2018-04-03
System and method for simulating channels
Grant 9,928,318 - Kukal , et al. March 27, 2
2018-03-27
Methods, systems, and computer program product for constructing a simulation schematic of an electronic design across multiple design fabrics
Grant 9,881,119 - Kukal , et al. January 30, 2
2018-01-30
Method, system, and computer program product for implementing a multi-fabric mixed-signal design spanning across multiple design fabrics with electrical and thermal analysis awareness
Grant 9,881,120 - Ginetti , et al. January 30, 2
2018-01-30
Method, system, and computer program product for performing channel analyses for an electronic circuit design including a parallel interface
Grant 9,798,848 - Keshavan , et al. October 24, 2
2017-10-24
Method, system, and computer program product for schematic driven, unified thermal and electromagnetic interference compliance analyses for electronic circuit designs
Grant 9,785,141 - Tripathi , et al. October 10, 2
2017-10-10
Methods, systems, and computer program product for an integrated circuit package design estimator
Grant 9,454,634 - Kukal , et al. September 27, 2
2016-09-27
Methods, systems, and articles of manufacture for back annotating and visualizing parasitic models of electronic designs
Grant 9,449,130 - Kukal , et al. September 20, 2
2016-09-20
Method, system, and computer program product for implementing a multi-fabric electronic design spanning across multiple design fabrics
Grant 9,361,415 - Ginetti , et al. June 7, 2
2016-06-07
Method, system, and computer program product for probing or netlisting a multi-fabric electronic design spanning across multiple design fabrics
Grant 9,348,960 - Ginetti , et al. May 24, 2
2016-05-24
Methods, systems, and articles of manufacture for back annotating and visualizing parasitic models of electronic designs
Grant 9,286,421 - Kukal , et al. March 15, 2
2016-03-15
Methods, systems, and articles of manufacture for analyzing a multi-fabric electronic design and displaying analysis results for the multi-fabric electronic design spanning and displaying simulation results across multiple design fabrics
Grant 9,280,621 - Ginetti , et al. March 8, 2
2016-03-08
Method, System, And Computer Program Product For Schematic Driven, Unified Thermal And Electromagnetic Interference Compliance Analyses For Electronic Circuit Designs
App 20160063171 - Tripathi; Alok ;   et al.
2016-03-03
Method, system, and computer program product for checking, verifying, or testing a multi-fabric electronic design spanning across multiple design fabrics
Grant 9,223,915 - Ginetti , et al. December 29, 2
2015-12-29
Physical topology-driven logical design flow
Grant 8,898,039 - Kukal , et al. November 25, 2
2014-11-25
Logical design flow with structural compatability verification
Grant 8,732,651 - Kukal , et al. May 20, 2
2014-05-20
System and method for implementing power integrity topology adapted for parametrically integrated environment
Grant 8,656,329 - Kukal , et al. February 18, 2
2014-02-18
Configuration and analysis of design variants of multi-domain circuits
Grant 8,645,894 - Kukal , et al. February 4, 2
2014-02-04
System and method for adapting behavioral models to fluctuations in parametrically integrated environment
Grant 8,452,582 - Al-Hawari , et al. May 28, 2
2013-05-28
System and method for adapting electrical integrity analysis to parametrically integrated environment
Grant 8,286,110 - Kukal , et al. October 9, 2
2012-10-09
Method and system for automatic stress analysis of analog components in digital electronic circuit
Grant 8,145,458 - Kukal , et al. March 27, 2
2012-03-27
Method and system for automatically optimizing physical implementation of an electronic circuit responsive to simulation analysis
Grant 7,490,309 - Kukal , et al. February 10, 2
2009-02-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed