Kuhn; Kelin

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kuhn; Kelin.The latest application filed is for "nanowire-based mechanical switching device".

Company Profile

0.13.15

Kuhn; Kelin - Aloha OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Nanowire transistor fabrication with hardmask layers Grant 10,121,861 - Sung , et al. November 6, 2	2018-11-06
Methods of forming low band gap source and drain structures in microelectronic devices Grant 10,115,822 - Rios , et al. October 30, 2	2018-10-30
Nanowire-based mechanical switching device Grant 9,947,805 - Pawashe , et al. April 17, 2	2018-04-17
Leakage reduction structures for nanowire transistors Grant 9,825,130 - Kim , et al. November 21, 2	2017-11-21
Nanowire transistor with underlayer etch stops Grant 9,614,060 - Kim , et al. April 4, 2	2017-04-04
Nanowire-based Mechanical Switching Device App 20160329438 - Pawashe; Chytra ; et al.	2016-11-10
Nanowire Transistor With Underlayer Etch Stops App 20160284821 - Kim; Seiyon ; et al.	2016-09-29
Nanowire transistor with underlayer etch stops Grant 9,385,221 - Kim , et al. July 5, 2	2016-07-05
Methods Of Forming Low Band Gap Source And Drain Structures In Microelectronic Devices App 20160181424 - RIOS; Rafael ; et al.	2016-06-23
Nanowire-based mechanical switching device Grant 9,362,074 - Pawashe , et al. June 7, 2	2016-06-07
Nanowire Transistor With Underlayer Etch Stops App 20150221744 - Kim; Seiyon ; et al.	2015-08-06
Nanowire transistor with underlayer etch stops Grant 9,064,944 - Kim , et al. June 23, 2	2015-06-23
Nanowire Transistor Fabrication With Hardmask Layers App 20150129830 - Sung; Seung Hoon ; et al.	2015-05-14
Nanowire-based Mechanical Switching Device App 20140262707 - Pawashe; Chytra ; et al.	2014-09-18
Nanowire Transistor With Underlayer Etch Stops App 20140264280 - Kim; Seiyon ; et al.	2014-09-18
Leakage Reduction Structures For Nanowire Transistors App 20140264253 - Kim; Seiyon ; et al.	2014-09-18
Methods and apparatus to reduce layout based strain variations in non-planar transistor structures Grant 8,487,348 - Cea , et al. July 16, 2	2013-07-16
Methods And Apparatus To Reduce Layout Based Strain Variations In Non-planar Transistor Structures App 20120305990 - Cea; Stephen M ; et al.	2012-12-06
Methods and apparatus to reduce layout based strain variations in non-planar transistor structures Grant 8,269,283 - Cea , et al. September 18, 2	2012-09-18
Wrap-around Contacts For Finfet And Tri-gate Devices App 20110147840 - Cea; Stephen M. ; et al.	2011-06-23
Methods and apparatus to reduce layout based strain variations in non-planar transistor structures App 20110147847 - Cea; Stephen M. ; et al.	2011-06-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.