loadpatents
name:-0.0086419582366943
name:-0.0063629150390625
name:-0.00040698051452637
Kuesters; Karl Heinz Patent Filings

Kuesters; Karl Heinz

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kuesters; Karl Heinz.The latest application filed is for "semiconductor memory having charge trapping memory cells and fabrication method thereof".

Company Profile
0.5.7
  • Kuesters; Karl Heinz - Boxdorf DE
  • Kuesters; Karl-Heinz - Munich DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor memory having charge trapping memory cells and fabrication method thereof
Grant 7,662,687 - Willer , et al. February 16, 2
2010-02-16
Semiconductor Memory Having Charge Trapping Memory Cells And Fabrication Method Thereof
App 20090029512 - Willer; Josef ;   et al.
2009-01-29
Memory cell arrays and methods for producing memory cell arrays
Grant 7,368,350 - Olligs , et al. May 6, 2
2008-05-06
Semiconductor memory having charge trapping memory cells and fabrication method thereof
Grant 7,365,382 - Willer , et al. April 29, 2
2008-04-29
Method of production of a semiconductor memory device and semiconductor memory device
App 20080081424 - Willer; Josef ;   et al.
2008-04-03
Semiconductor memory device and method of operating a semiconductor memory device
App 20070231991 - Willer; Josef ;   et al.
2007-10-04
Memory cell arrays and methods for producing memory cell arrays
App 20070141799 - Olligs; Dominik ;   et al.
2007-06-21
Methods for fabricating non-volatile memory cell array
App 20070082446 - Olligs; Dominik ;   et al.
2007-04-12
Fabrication method for semiconductor memory components
App 20070042553 - Kuesters; Karl-Heinz ;   et al.
2007-02-22
Semiconductor memory having charge trapping memory cells and fabrication method thereof
App 20060192266 - Willer; Josef ;   et al.
2006-08-31
Three-dimensional one-dimensional cell arrangement for dynamic semiconductor memories and method for the manufacture of a bit line contact
Grant 5,025,295 - Kuesters , et al. June 18, 1
1991-06-18
Transistor varactor for dynamics semiconductor storage means
Grant 4,855,801 - Kuesters August 8, 1
1989-08-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed