Kuboyama; Satoshi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kuboyama; Satoshi.The latest application filed is for "single event upset-tolerant latch circuit and flip-flop circuit".

Company Profile

2.8.7

Kuboyama; Satoshi - Tokyo JP
Kuboyama; Satoshi - Ibaraki JP
Kuboyama; Satoshi - Tsukuba JP
Kuboyama; Satoshi - Tsukuba-shi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Single event upset-tolerant latch circuit and flip-flop circuit Grant 11,115,008 - Maru , et al. September 7, 2	2021-09-07
Single Event Upset-tolerant Latch Circuit And Flip-flop Circuit App 20210194470 - MARU; Akifumi ; et al.	2021-06-24
Optical layered body Grant 10,564,324 - Horio , et al. Feb	2020-02-18
Optical Layered Body App 20190227195 - HORIO; Tomoyuki ; et al.	2019-07-25
Semiconductor device and method of manufacturing semiconductor device Grant 10,164,058 - Tatemichi , et al. Dec	2018-12-25
Semiconductor device and method of manufacturing semiconductor device Grant 9,842,912 - Tatemichi , et al. December 12, 2	2017-12-12
Semiconductor Device And Method Of Manufacturing Semiconductor Device App 20170301764 - TATEMICHI; Shuhei ; et al.	2017-10-19
Single-event effect tolerant latch circuit and flip-flop circuit Grant 7,576,583 - Kuboyama , et al. August 18, 2	2009-08-18
Single-event-effect tolerant SOI-based inverter, NAND element, NOR element, semiconductor memory device and data latch circuit Grant 7,504,850 - Kuboyama , et al. March 17, 2	2009-03-17
Inverter, semiconductor logic circuit, static random access memory and data latch circuit Grant 7,332,780 - Matsuda , et al. February 19, 2	2008-02-19
Single-event effect tolerant latch circuit and flip-flop circuit App 20070132496 - Kuboyama; Satoshi ; et al.	2007-06-14
Single-event-effect tolerant SOI-based inverter, NAND element, NOR element, semiconductor memory device and data latch circuit App 20070069305 - Kuboyama; Satoshi ; et al.	2007-03-29
Semiconductor device having an SEB voltage suitable for use in space Grant 6,885,063 - Tagami , et al. April 26, 2	2005-04-26
Inverter, semiconductor logic circuit, static random access memory and data latch circuit App 20040007743 - Matsuda, Sumio ; et al.	2004-01-15
Semiconductor device App 20030218210 - Tagami, Saburo ; et al.	2003-11-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.