loadpatents
Patent applications and USPTO patent grants for Kubalska; Ewa M..The latest application filed is for "early primitive assembly and screen-space culling for multiple chip graphics system".
Patent | Date |
---|---|
Program sequencer for generating indeterminant length shader programs for a graphics processor Grant 8,659,601 - Mahan , et al. February 25, 2 | 2014-02-25 |
Large-kernel convolution using multiple industry-standard graphics accelerators Grant 7,737,994 - Wasserman , et al. June 15, 2 | 2010-06-15 |
Active block write-back from SRAM cache to DRAM Grant 7,027,064 - Lavelle , et al. April 11, 2 | 2006-04-11 |
Multi-texturing by walking an appropriately-sized supertile over a primitive Grant 7,023,444 - Emberling , et al. April 4, 2 | 2006-04-04 |
Early primitive assembly and screen-space culling for multiple chip graphics system Grant 6,943,797 - Wasserman , et al. September 13, 2 | 2005-09-13 |
Over-evaluating samples during rasterization for improved datapath utilization Grant 6,924,820 - Ramani , et al. August 2, 2 | 2005-08-02 |
Opcode to turn around a bi-directional bus Grant 6,895,458 - Kubalska , et al. May 17, 2 | 2005-05-17 |
Stalling pipelines in large designs Grant 6,885,375 - Emberling , et al. April 26, 2 | 2005-04-26 |
Graphics data accumulation for improved multi-layer texture performance Grant 6,859,209 - Lavelle , et al. February 22, 2 | 2005-02-22 |
Optimized packing of loose data in a graphics queue Grant 6,847,369 - Lavelle , et al. January 25, 2 | 2005-01-25 |
Reading a selected register in a series of computational units forming a processing pipeline upon expiration of a time delay Grant 6,842,851 - Burk , et al. January 11, 2 | 2005-01-11 |
Early primitive assembly and screen-space culling for multiple chip graphics system App 20040263520 - Wasserman, Michael A. ;   et al. | 2004-12-30 |
Frame buffer organization and reordering Grant 6,833,834 - Wasserman , et al. December 21, 2 | 2004-12-21 |
Synchronizing data streams in a graphics processor Grant 6,833,831 - Emberling , et al. December 21, 2 | 2004-12-21 |
System and method for prefetching data from a frame buffer Grant 6,812,929 - Lavelle , et al. November 2, 2 | 2004-11-02 |
Rasterization using two-dimensional tiles and alternating bins for improved rendering utilization Grant 6,803,916 - Ramani , et al. October 12, 2 | 2004-10-12 |
Multi-texturing by walking an appropriately-sized supertile over a primitive App 20040183807 - Emberling, Brian D. ;   et al. | 2004-09-23 |
Parallel read with source-clear operation Grant 6,795,078 - Lavelle , et al. September 21, 2 | 2004-09-21 |
Using observability logic for real-time debugging of ASICs Grant 6,781,406 - Emberling , et al. August 24, 2 | 2004-08-24 |
External dirty tag bits for 3D-RAM SRAM Grant 6,778,179 - Lavelle , et al. August 17, 2 | 2004-08-17 |
System and method for controlling a number of outstanding data transactions within an integrated circuit Grant 6,731,292 - Burk , et al. May 4, 2 | 2004-05-04 |
Dirty tag bits for 3D-RAM SRAM Grant 6,720,969 - Lavelle , et al. April 13, 2 | 2004-04-13 |
Graphics fragment merging for improving pixel write bandwidth Grant 6,704,026 - Kurihara , et al. March 9, 2 | 2004-03-09 |
Splitting grouped writes to different memory blocks Grant 6,661,423 - Lavelle , et al. December 9, 2 | 2003-12-09 |
Two-sided lighting in a single pass App 20030169255 - Lavelle, Michael G. ;   et al. | 2003-09-11 |
Stalling pipelines in large designs App 20030169261 - Emberling, Brian D. ;   et al. | 2003-09-11 |
System and method for controlling a number of outstanding data transactions within an integrated circuit App 20030169626 - Burk, Wayne Eric ;   et al. | 2003-09-11 |
System and method for prefetching data from a frame buffer App 20030169263 - Lavelle, Michael G. ;   et al. | 2003-09-11 |
Using observability logic for real-time debugging of ASICs App 20030164718 - Emberling, Brian D. ;   et al. | 2003-09-04 |
Opcode to turn around a bi-directional bus App 20030167365 - Kubalska, Ewa M. ;   et al. | 2003-09-04 |
Synchronizing data streams in a graphics processor App 20030160793 - Emberling, Brian D. ;   et al. | 2003-08-28 |
Active block write-back from SRAM cache to DRAM App 20030160796 - Lavelle, Michael G. ;   et al. | 2003-08-28 |
Daisy chain register read back App 20030163676 - Burk, Wayne Eric ;   et al. | 2003-08-28 |
Parallel read with source-clear operation App 20030142101 - Lavelle, Michael G. ;   et al. | 2003-07-31 |
Optimized packing of loose data in a graphics queue App 20030142105 - Lavelle, Michael G. ;   et al. | 2003-07-31 |
Frame buffer organization and reordering App 20030112250 - Wasserman, Michael A. ;   et al. | 2003-06-19 |
Over-evaluating samples during rasterization for improved datapath utilization App 20030058244 - Ramani, Nandini ;   et al. | 2003-03-27 |
Spltting grouped writes to different memory blocks App 20020171653 - Lavelle, Michael G. ;   et al. | 2002-11-21 |
External dirty tag bits for 3D-RAM SRAM App 20020171657 - Lavelle, Michael G. ;   et al. | 2002-11-21 |
Rasterization using two-dimensional tiles and alternating bins for improved rendering utilization App 20020171658 - Ramani, Nandini ;   et al. | 2002-11-21 |
Dirty tag bits for 3D-RAM SRAM App 20020171655 - Lavelle, Michael G. ;   et al. | 2002-11-21 |
Graphics data accumulation for improved multi-layer texture performance App 20020171672 - Lavelle, Michael G. ;   et al. | 2002-11-21 |
Graphics fragment merging for improving pixel write bandwidth App 20020171651 - Kurihara, Steven M. ;   et al. | 2002-11-21 |
Interface controller for frame buffer random access memory devices Grant 5,579,473 - Schlapp , et al. November 26, 1 | 1996-11-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.