Kriz; John

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kriz; John.The latest application filed is for "interfacing between differing voltage level requirements in an integrated circuit system".

Company Profile

0.6.6

Kriz; John - Palmerton PA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Interfacing between differing voltage level requirements in an integrated circuit system Grant 8,130,030 - Kumar , et al. March 6, 2	2012-03-06
Bias voltage generation to protect input/output (IO) circuits during a failsafe operation and a tolerant operation Grant 8,125,267 - Kumar , et al. February 28, 2	2012-02-28
Interfacing between differing voltage level requirements in an integrated circuit system App 20110102046 - KUMAR; PANKAJ ; et al.	2011-05-05
Interfacing Between Differing Voltage Level Requirements In An Integrated Circuit System App 20110102045 - KUMAR; PANKAJ ; et al.	2011-05-05
Bias Voltage Generation To Protect Input/output (io) Circuits During A Failsafe Operation And A Tolerant Operation App 20110102048 - Kumar; Pankaj ; et al.	2011-05-05
I/O buffer with low voltage semiconductor devices Grant 7,936,209 - Bhattacharya , et al. May 3, 2	2011-05-03
Bias circuit scheme for improved reliability in high voltage supply with low voltage device Grant 7,902,904 - Kumar , et al. March 8, 2	2011-03-08
Floating well circuit operable in a failsafe condition and a tolerant condition Grant 7,876,132 - Kumar , et al. January 25, 2	2011-01-25
I/O Buffer with Low Voltage Semiconductor Devices App 20100271118 - Bhattacharya; Dipankar ; et al.	2010-10-28
Bias circuit scheme for improved reliability in high voltage supply with low voltage device App 20100141334 - Kumar; Pankaj ; et al.	2010-06-10
Power pin to power pin electro-static discharge (ESD) clamp Grant 7,529,070 - Bhattacharya , et al. May 5, 2	2009-05-05
Power pin to power pin electro-static discharge (ESD) clamp App 20060203405 - Bhattacharya; Dipankar ; et al.	2006-09-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.