Kriz; Jakob

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kriz; Jakob.The latest application filed is for "semiconductor device power metallization layer with stress-relieving heat sink structure".

Company Profile

0.9.9

Kriz; Jakob - Weinboehla DE
Kriz; Jakob - Weinbohla DE
Kriz; Jakob - Winbohla DE
Kriz; Jakob - Dresden DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device power metallization layer with stress-relieving heat sink structure Grant 11,276,624 - Nelhiebel , et al. March 15, 2	2022-03-15
Semiconductor Device Power Metallization Layer with Stress-Relieving Heat Sink Structure App 20210183732 - Nelhiebel; Michael ; et al.	2021-06-17
Semiconductor structure and method for making same Grant 9,064,875 - Kriz , et al. June 23, 2	2015-06-23
Integrated circuit arrangement including vias having two sections, and method for producing the same Grant 8,273,658 - Goller , et al. September 25, 2	2012-09-25
Semiconductor structure and method for making same App 20120112350 - Kriz; Jakob ; et al.	2012-05-10
Capacitor assemblies Grant 8,008,161 - Bachmann , et al. August 30, 2	2011-08-30
Power-via structure for integration in advanced logic/smart-power technologies Grant 7,557,444 - Gratz , et al. July 7, 2	2009-07-07
Integrated Circuit Arrangment Including Vias Having Two Sections, and Method For Producing the Same App 20080303169 - Goller; Klaus ; et al.	2008-12-11
Power-via structure for integration in advanced logic/smart-power technologies App 20080067688 - Gratz; Achim ; et al.	2008-03-20
Semiconductor arrangement with non-volatile memories App 20070194301 - Sezi; Recai ; et al.	2007-08-23
Method for manufacturing a bipolar transistor having a polysilicon emitter Grant 7,060,583 - Kriz , et al. June 13, 2	2006-06-13
Capacitor assemblies App 20050287755 - Bachmann, Jens ; et al.	2005-12-29
Memory cell, memory cell configuration and fabrication method Grant 6,844,584 - Palm , et al. January 18, 2	2005-01-18
Method for manufacturing a bipolar transistor having a polysilicon emitter App 20040185631 - Kriz, Jakob ; et al.	2004-09-23
Nonvolatile nor semiconductor memory device and method for programming the memory device Grant 6,654,281 - Georgakos , et al. November 25, 2	2003-11-25
Memory cell, memory cell configuration and fabrication method App 20030015752 - Palm, Herbert ; et al.	2003-01-23
Nonvolatile nor semiconductor memory device and method for programming the memory device App 20030007386 - Georgakos, Georg ; et al.	2003-01-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.