loadpatents
Patent applications and USPTO patent grants for Krishnan; Rohini.The latest application filed is for "full-adder modules and multiplier devices using the same".
Patent | Date |
---|---|
Load-aware circuit arrangement Grant 7,741,866 - Krishnan , et al. June 22, 2 | 2010-06-22 |
Logic modules for semiconductor integrated circuits Grant 7,696,783 - Krishnan April 13, 2 | 2010-04-13 |
Full-Adder Modules and Multiplier Devices Using the Same App 20080256165 - Krishnan; Rohini | 2008-10-16 |
Logic Modules for Semiconductor Integrated Circuits App 20080224732 - Krishnan; Rohini | 2008-09-18 |
Method and Apparatus for Encoding of Low Voltage Swing Signals App 20080043855 - Krishnan; Rohini ;   et al. | 2008-02-21 |
Load-aware circuit arrangement App 20070115026 - Krishnan; Rohini ;   et al. | 2007-05-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.