Krishnaiyer; Rakesh

Patent Applications and Registrations

Patent applications and USPTO patent grants for Krishnaiyer; Rakesh.The latest application filed is for "methods and apparatus to perform automatic compiler optimization to enable streaming-store generation for unaligned contiguous write access".

Company Profile

6.14.16

Krishnaiyer; Rakesh - Milpitas CA
Krishnaiyer; Rakesh - Santa Clara CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Automatic compiler dataflow optimization to enable pipelining of loops with local storage requirements Grant 11,366,647 - Deodhar , et al. June 21, 2	2022-06-21
Nested loops reversal enhancements Grant 11,256,489 - Doshi , et al. February 22, 2	2022-02-22
Methods And Apparatus To Perform Automatic Compiler Optimization To Enable Streaming-store Generation For Unaligned Contiguous Write Access App 20220012028 - Yount; Charles ; et al.	2022-01-13
Integration of automated complier dataflow optimizations Grant 11,106,438 - Khaldi , et al. August 31, 2	2021-08-31
Loop Nest Reversal App 20200371763 - Doshi; Gautam ; et al.	2020-11-26
Automatic Compiler Dataflow Optimization To Enable Pipelining Of Loops With Local Storage Requirements App 20200257510 - A1	2020-08-13
Integration Of Automated Complier Dataflow Optimizations App 20200233649 - KHALDI; DOUNIA ; et al.	2020-07-23
Compiler transformation with loop and data partitioning Grant 10,628,141 - Krishnaiyer , et al.	2020-04-21
Methods and apparatus to eliminate partial-redundant vector loads Grant 10,268,454 - Schuchman , et al.	2019-04-23
Compiler Transformation With Loop And Data Partitioning App 20190042221 - Krishnaiyer; Rakesh ; et al.	2019-02-07
Employing prefetch to reduce write overhead Grant 9,921,966 - Krishnaiyer , et al. March 20, 2	2018-03-20
Methods And Apparatus To Eliminate Partial-redundant Vector Loads App 20180011693 - Schuchman; Farhana Aleen ; et al.	2018-01-11
Methods and apparatus to eliminate partial-redundant vector loads Grant 9,785,413 - Schuchman , et al. October 10, 2	2017-10-10
Methods And Apparatus To Eliminate Partial-redundant Vector Loads App 20160259628 - Schuchman; Farhana Aleen ; et al.	2016-09-08
Employing Prefetch To Reduce Write Overhead App 20150324292 - KRISHNAIYER; RAKESH ; et al.	2015-11-12
Speculative compilation to generate advice messages Grant 9,009,689 - Krishnaiyer , et al. April 14, 2	2015-04-14
Data dependence testing for loop fusion with code replication, array contraction, and loop interchange Grant 8,677,338 - Ng , et al. March 18, 2	2014-03-18
Speculative Compilation To Generate Advice Messages App 20120117552 - Krishnaiyer; Rakesh ; et al.	2012-05-10
Dynamic prefetch distance calculation Grant 7,702,856 - Krishnaiyer , et al. April 20, 2	2010-04-20
Data Dependence Testing For Loop Fusion With Code Replication, Array Contraction, And Loop Interchange App 20090307675 - Ng; John L. ; et al.	2009-12-10
Dynamic prefetch distance calculation App 20070106848 - Krishnaiyer; Rakesh ; et al.	2007-05-10
Adaptive prefetch for irregular access patterns Grant 7,155,575 - Krishnaiyer , et al. December 26, 2	2006-12-26
Automatic data locality optimization for non-type-safe languages App 20040128661 - Ghosh, Somnath ; et al.	2004-07-01
Adaptive prefetch for irregular access patterns App 20040123041 - Krishnaiyer, Rakesh ; et al.	2004-06-24
Compile-time memory coalescing for dynamic arrays Grant 6,721,943 - Krishnaiyer , et al. April 13, 2	2004-04-13
Alias-free test for dynamic array structures App 20030005420 - Ghosh, Somnath ; et al.	2003-01-02
Compile-time memory coalescing for dynamic arrays App 20020144244 - Krishnaiyer, Rakesh ; et al.	2002-10-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.