Kriegel; Jon K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kriegel; Jon K..The latest application filed is for "power optimized prefetching in set-associative translation lookaside buffer structure".

Company Profile

5.30.34

Kriegel; Jon K. - Rochester MN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Power Optimized Prefetching In Set-associative Translation Lookaside Buffer Structure App 20220309000 - Campbell; David ; et al.	2022-09-29
Unified Translation Miss Queue For Multiple Address Translation Modes App 20220292028 - Wait; Charles D. ; et al.	2022-09-15
Determining page size via page table cache Grant 11,422,947 - Campbell , et al. August 23, 2	2022-08-23
Determining Page Size Via Page Table Cache App 20220050792 - Campbell; David ; et al.	2022-02-17
Promotion of ERAT cache entries Grant 11,221,957 - Blaner , et al. January 11, 2	2022-01-11
Promotion Of Erat Cache Entries App 20200073817 - Blaner; Bartholomew ; et al.	2020-03-05
Ensuring forward progress for nested translations in a memory management unit Grant 10,380,031 - Guthrie , et al. A	2019-08-13
Ensuring forward progress for nested translations in a memory management unit Grant 10,318,435 - Guthrie , et al.	2019-06-11
Ensuring Forward Progress For Nested Translations In A Memory Management Unit App 20190065398 - GUTHRIE; GUY L. ; et al.	2019-02-28
Ensuring Forward Progress For Nested Translations In A Memory Management Unit App 20190065399 - GUTHRIE; GUY L. ; et al.	2019-02-28
Maintaining Agent Inclusivity Within A Distributed Mmu App 20180300256 - BLANER; BARTHOLOMEW ; et al.	2018-10-18
Maintaining Agent Inclusivity Within A Distributed Mmu App 20180300255 - BLANER; BARTHOLOMEW ; et al.	2018-10-18
Optimizing TLB entries for mixed page size storage in contiguous memory Grant 8,856,490 - Chen , et al. October 7, 2	2014-10-07
Spawned message state determination Grant 8,826,299 - Kriegel , et al. September 2, 2	2014-09-02
Network on chip with an I/O accelerator Grant 8,726,295 - Hoover , et al. May 13, 2	2014-05-13
Method and apparatus for managing software controlled cache of translating the physical memory access of a virtual machine between different levels of translation entities Grant 8,688,953 - Franke , et al. April 1, 2	2014-04-01
Network on chip with a low latency, high bandwidth application messaging interconnect Grant 8,490,110 - Hoover , et al. July 16, 2	2013-07-16
Network On Chip With An I/O Accelerator App 20130179902 - Hoover; Russell D. ; et al.	2013-07-11
Network on chip with an I/O accelerator Grant 8,438,578 - Hoover , et al. May 7, 2	2013-05-07
Optimizing TLB entries for mixed page size storage in contiguous memory Grant 8,429,377 - Chen , et al. April 23, 2	2013-04-23
Tlb Exclusion Range App 20130024648 - Chen; Dong ; et al.	2013-01-24
Method And Apparatus For Managing Software Controlled Cache Of Translating The Physical Memory Access Of A Virtual Machine Between Different Levels Of Translation Entities App 20130007408 - Franke; Hubertus ; et al.	2013-01-03
Loading entries into a TLB in hardware via indirect TLB entries Grant 8,296,547 - Heil , et al. October 23, 2	2012-10-23
Method and apparatus for managing software controlled cache of translating the physical memory access of a virtual machine between different levels of translation entities Grant 8,275,971 - Franke , et al. September 25, 2	2012-09-25
Administering Non-Cacheable Memory Load Instructions App 20120215988 - Kriegel; Jon K. ; et al.	2012-08-23
Administering non-cacheable memory load instructions Grant 8,230,179 - Kriegel , et al. July 24, 2	2012-07-24
Context switching and synchronization Grant 8,205,067 - Kriegel , et al. June 19, 2	2012-06-19
Tlb Exclusion Range App 20110173411 - Chen; Dong ; et al.	2011-07-14
Network on chip with a low latency, high bandwidth application messaging interconnect Grant 7,913,010 - Hoover , et al. March 22, 2	2011-03-22
Method and apparatus for providing high speed memory for a processing unit Grant 7,840,757 - Beukema , et al. November 23, 2	2010-11-23
Method and apparatus for memory utilization Grant 7,818,503 - Hoover , et al. October 19, 2	2010-10-19
Method and apparatus for communicating between threads Grant 7,752,413 - Hoover , et al. July 6, 2	2010-07-06
Context Switching And Synchronization App 20100115250 - KRIEGEL; JON K. ; et al.	2010-05-06
Context switching and synchronization Grant 7,681,020 - Kriegel , et al. March 16, 2	2010-03-16
Method And Apparatus For Managing Software Controlled Cache Of Translating The Physical Memory Access Of A Virtual Machine Between Different Levels Of Translation Entities App 20100058358 - Franke; Hubertus ; et al.	2010-03-04
Loading Entries Into A Tlb In Hardware Via Indirect Tlb Entries App 20100058026 - Heil; Timothy H. ; et al.	2010-03-04
Network On Chip With An I/o Accelerator App 20090307714 - Hoover; Russell D. ; et al.	2009-12-10
Administering Non-Cacheable Memory Load Instructions App 20090287885 - Kriegel; Jon K. ; et al.	2009-11-19
Network On Chip With A Low Latency, High Bandwidth Application Messaging Interconnect App 20090210592 - Hoover; Russell D. ; et al.	2009-08-20
Network On Chip Low Latency, High Bandwidth Application Messaging Interconnect App 20090210883 - Hoover; Russell D. ; et al.	2009-08-20
Low latency coherency protocol for a multi-chip multiprocessor system Grant 7,577,794 - Beukema , et al. August 18, 2	2009-08-18
Routing interrupts in a multi-node system Grant 7,552,236 - Greenfield , et al. June 23, 2	2009-06-23
Software Pipelining on a Network on Chip App 20090125706 - Hoover; Russell D. ; et al.	2009-05-14
Spawned Message State Determination App 20090049452 - Kriegel; Jon K. ; et al.	2009-02-19
Method For Improving The Performance Of Software-managed Tlb App 20090049272 - Brunheroto; Jose R. ; et al.	2009-02-19
Method and Apparatus for Context Switching and Synchronization App 20080263339 - Kriegel; Jon K. ; et al.	2008-10-23
Method and Apparatus for Memory Utilization App 20080028154 - Hoover; Russell Dean ; et al.	2008-01-31
Method and Apparatus for Communicating Between Threads App 20080028403 - Hoover; Russell Dean ; et al.	2008-01-31
Snoop Filter Directory Mechanism In Coherency Shared Memory System App 20070294481 - Hoover; Russell D. ; et al.	2007-12-20
Snoop filter directory mechanism in coherency shared memory system Grant 7,305,524 - Hoover , et al. December 4, 2	2007-12-04
Routing interrupts in a multi-node system App 20070038818 - Greenfield; Todd Alan ; et al.	2007-02-15
Method and apparatus for supporting interrupt devices configured for a particular architecture on a different platform Grant 7,089,341 - Kriegel August 8, 2	2006-08-08
Enhanced bus transactions for efficient support of a remote cache directory copy App 20060080511 - Hoover; Russell D. ; et al.	2006-04-13
Snoop filter directory mechanism in coherency shared memory system App 20060080508 - Hoover; Russell D. ; et al.	2006-04-13
Low latency coherency protocol for a multi-chip multiprocessor system App 20060080513 - Beukema; Bruce L. ; et al.	2006-04-13
Method and apparatus of supporting cacheable registers App 20060026358 - Beukema; Bruce L. ; et al.	2006-02-02
Method and apparatus for supporting interrupt devices configured for a particular architecture on a different platform App 20050228918 - Kriegel, Jon K.	2005-10-13

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.