loadpatents
name:-0.038166046142578
name:-0.03599214553833
name:-0.0077879428863525
Kouznetsov; Igor G. Patent Filings

Kouznetsov; Igor G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kouznetsov; Igor G..The latest application filed is for "high voltage architecture for non-volatile memory".

Company Profile
6.29.28
  • Kouznetsov; Igor G. - Santa Clara CA
  • Kouznetsov; Igor G. - San Francisco CA
  • - San Francisco CA US
  • Kouznetsov; Igor G. - San Jose CA US
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Dense arrays and charge storage devices
Grant 10,644,021 - Lee , et al.
2020-05-05
High Voltage Architecture For Non-volatile Memory
App 20200066352 - Georgescu; Bogdan I. ;   et al.
2020-02-27
Method Of Forming Drain Extended Mos Transistors For High Voltage Circuits
App 20190355583 - Lee; Sungkwon ;   et al.
2019-11-21
Systems, Methods, And Apparatus For Memory Cells With Common Source Lines
App 20190318785 - Yu; Xiaojun ;   et al.
2019-10-17
High voltage architecture for non-volatile memory
Grant 10,373,688 - Georgescu , et al.
2019-08-06
Method to reduce program disturbs in non-volatile memory cells
Grant 10,262,747 - Hirose , et al.
2019-04-16
Method of forming drain extended MOS transistors for high voltage circuits
Grant 10,217,639 - Lee , et al. Feb
2019-02-26
Method to reduce program disturbs in non-volatile memory cells
Grant 10204691 -
2019-02-12
Dense Arrays And Charge Storage Devices
App 20180254286 - Lee; Thomas H. ;   et al.
2018-09-06
Memory architecture having two independently controlled voltage pumps
Grant 10,032,517 - Hirose , et al. July 24, 2
2018-07-24
Memory Architecture Having Two Independently Controlled Voltage Pumps
App 20180166140 - Hirose; Ryan Tasuo ;   et al.
2018-06-14
Embedded SONOS based memory cells
Grant 9,922,988 - Ramkumar , et al. March 20, 2
2018-03-20
Method to Reduce Program Disturbs in Non-Volatile Memory Cells
App 20180068735 - Hirose; Ryan T. ;   et al.
2018-03-08
Memory architecture having two independently controlled voltage pumps
Grant 9,899,089 - Hirose , et al. February 20, 2
2018-02-20
High Voltage Architecture For Non-volatile Memory
App 20170365346 - Georgescu; Bogdan I. ;   et al.
2017-12-21
Method to reduce program disturbs in non-volatile memory cells
Grant 9,847,137 - Hirose , et al. December 19, 2
2017-12-19
Systems, methods, and apparatus for memory cells with common source lines
Grant 9,818,484 - Yu , et al. November 14, 2
2017-11-14
Systems, Methods, And Apparatus For Memory Cells With Common Source Lines
App 20170278573 - Yu; Xiaojun ;   et al.
2017-09-28
Embedded SONOS Based Memory Cells
App 20170263622 - Ramkumar; Krishnaswamy ;   et al.
2017-09-14
High voltage architecture for non-volatile memory
Grant 9,704,585 - Georgescu , et al. July 11, 2
2017-07-11
Systems, methods, and apparatus for memory cells with common source lines
Grant 9,627,073 - Yu , et al. April 18, 2
2017-04-18
Embedded SONOS based memory cells
Grant 9,620,516 - Ramkumar , et al. April 11, 2
2017-04-11
High Voltage Architecture For Non-volatile Memory
App 20170053703 - Georgescu; Bogdan I. ;   et al.
2017-02-23
Method to Reduce Program Disturbs in Non-Volatile Memory Cells
App 20170011807 - Hirose; Ryan T. ;   et al.
2017-01-12
Systems, Methods, And Apparatus For Memory Cells With Common Source Lines
App 20170011800 - Yu; Xiaojun ;   et al.
2017-01-12
Systems, methods, and apparatus for memory cells with common source lines
Grant 9,466,374 - Yu , et al. October 11, 2
2016-10-11
Embedded SONOS Based Memory Cells
App 20160260730 - Ramkumar; Krishnaswamy ;   et al.
2016-09-08
Method to reduce program disturbs in non-volatile memory cells
Grant 9,431,124 - Hirose , et al. August 30, 2
2016-08-30
Embedded SONOS based memory cells
Grant 9,356,035 - Ramkumar , et al. May 31, 2
2016-05-31
Memory Architecture Having Two Independently Controlled Voltage Pumps
App 20160005475 - Hirose; Ryan Tasuo ;   et al.
2016-01-07
Dense arrays and charge storage devices
Grant 9,171,857 - Lee , et al. October 27, 2
2015-10-27
Method to Reduce Program Disturbs in Non-Volatile Memory Cells
App 20150294731 - Hirose; Ryan T. ;   et al.
2015-10-15
Systems, Methods, And Apparatus For Memory Cells With Common Source Lines
App 20150287464 - Yu; Xiaojun ;   et al.
2015-10-08
Method to reduce program disturbs in non-volatile memory cells
Grant 8,988,938 - Hirose , et al. March 24, 2
2015-03-24
Dense Arrays And Charge Storage Devices
App 20150044833 - Lee; Thomas H. ;   et al.
2015-02-12
Embedded SONOS Based Memory Cells
App 20150041881 - Ramkumar; Krishnaswamy ;   et al.
2015-02-12
Method to Reduce Program Disturbs in Non-Volatile Memory Cells
App 20140301139 - Hirose; Ryan T. ;   et al.
2014-10-09
Dense arrays and charge storage devices
Grant 8,853,765 - Lee , et al. October 7, 2
2014-10-07
Embedded Sonos Based Memory Cells
App 20140239374 - Ramkumar; Krishnaswamy ;   et al.
2014-08-28
Dense Arrays And Charge Storage Devices
App 20140225180 - Lee; Thomas H. ;   et al.
2014-08-14
Embedded SONOS based memory cells
Grant 8,796,098 - Ramkumar , et al. August 5, 2
2014-08-05
Method to reduce program disturbs in non-volatile memory cells
Grant 8,675,405 - Georgescu , et al. March 18, 2
2014-03-18
Memory architecture having two independently controlled voltage pumps
Grant 8,542,541 - Hirose , et al. September 24, 2
2013-09-24
Memory Architecture Having Two Independently Controlled Voltage Pumps
App 20120188826 - Hirose; Ryan T. ;   et al.
2012-07-26
Memory architecture having two independently controlled voltage pumps
Grant 8,125,835 - Hirose , et al. February 28, 2
2012-02-28
Memory architecture having a reference current generator that provides two reference currents
Grant 7,969,804 - Hirose , et al. June 28, 2
2011-06-28
Three terminal nonvolatile memory device with vertical gated diode
Grant 7,825,455 - Lee , et al. November 2, 2
2010-11-02
Memory Architecture Having Two Independently Controlled Voltage Pumps
App 20100074028 - Hirose; Ryan T. ;   et al.
2010-03-25
Two mask floating gate EEPROM and method of making
Grant 7,615,436 - Kouznetsov , et al. November 10, 2
2009-11-10
Two mask floating gate EEPROM and method of making
Grant 6,897,514 - Kouznetsov , et al. May 24, 2
2005-05-24
Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
Grant 6,888,750 - Walker , et al. May 3, 2
2005-05-03
Two mask floating gate EEPROM and method of making
App 20040207001 - Kouznetsov, Igor G. ;   et al.
2004-10-21
Anti-fuse memory cell with asymmetric breakdown voltage
Grant 6,704,235 - Knall , et al. March 9, 2
2004-03-09
Gate dielectric structures for integrated circuits and methods for making and using such gate dielectric structures
App 20030155582 - Mahajani, Maitreyee ;   et al.
2003-08-21
Anti-fuse memory cell with asymmetric breakdown voltage
App 20030026158 - Knall, N. Johan ;   et al.
2003-02-06
Two mask floating gate EEPROM and method of making
App 20020142546 - Kouznetsov, Igor G. ;   et al.
2002-10-03
Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
App 20010055838 - Walker, Andrew J. ;   et al.
2001-12-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed