loadpatents
name:-0.040978908538818
name:-0.045624017715454
name:-0.0036330223083496
Kothandaraman; Makeshwar Patent Filings

Kothandaraman; Makeshwar

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kothandaraman; Makeshwar.The latest application filed is for "high-voltage tolerant biasing arrangement using low-voltage devices".

Company Profile
2.48.38
  • Kothandaraman; Makeshwar - Bangalore N/A IN
  • Kothandaraman; Makeshwar - Whitehall PA US
  • Kothandaraman; Makeshwar - Lehigh County PA
  • Kothandaraman; Makeshwar - Karnataka IN
  • Kothandaraman; Makeshwar - Kamaraka IN
  • Kothandaraman; Makeshwar - Emmaus PA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Low power receiver for implementing a high voltage interface implemented with low voltage devices
Grant 8,847,657 - Kumar , et al. September 30, 2
2014-09-30
Jitter reduction in high speed low core voltage level shifter
Grant 8,816,748 - Kumar , et al. August 26, 2
2014-08-26
Impedance mismatch detection circuit
Grant 8,803,535 - Kothandaraman , et al. August 12, 2
2014-08-12
High-Voltage Tolerant Biasing Arrangement Using Low-Voltage Devices
App 20140176230 - Kumar; Pankaj ;   et al.
2014-06-26
High-voltage Tolerant Biasing Arrangement Using Low-voltage Devices
App 20140125404 - Kumar; Pankaj ;   et al.
2014-05-08
High-voltage tolerant biasing arrangement using low-voltage devices
Grant 8,704,591 - Kumar , et al. April 22, 2
2014-04-22
Low Power Receiver For Implementing A High Voltage Interface Implemented With Low Voltage Devices
App 20130342258 - Kumar; Pankaj ;   et al.
2013-12-26
Jitter Reduction In High Speed Low Core Voltage Level Shifter
App 20130328611 - Kumar; Pankaj ;   et al.
2013-12-12
Hybrid impedance compensation in a buffer circuit
Grant 8,598,941 - Bhattacharya , et al. December 3, 2
2013-12-03
Voltage level translator circuit
Grant 8,536,925 - Bhattacharya , et al. September 17, 2
2013-09-17
AC noise suppression from a bias signal in high voltage supply/low voltage device
Grant 8,487,691 - Kumar , et al. July 16, 2
2013-07-16
Current-mode logic buffer with enhanced output swing
Grant 8,441,281 - Kothandaraman , et al. May 14, 2
2013-05-14
Voltage level translator circuit for reducing jitter
Grant 8,427,223 - Kumar , et al. April 23, 2
2013-04-23
Voltage Level Translator Circuit for Reducing Jitter
App 20130021085 - Kumar; Pankaj ;   et al.
2013-01-24
Impedance Mismatch Detection Circuit
App 20130002267 - Kothandaraman; Makeshwar ;   et al.
2013-01-03
Hybrid Impedance Compensation in a Buffer Circuit
App 20120326768 - Bhattacharya; Dipankar ;   et al.
2012-12-27
Current-Mode Logic Buffer with Enhanced Output Swing
App 20120326745 - Kothandaraman; Makeshwar ;   et al.
2012-12-27
Input/output buffer information specification (IBIS) model generation for multi-chip modules (MCM) and similar devices
Grant 8,180,600 - Chlipala , et al. May 15, 2
2012-05-15
Impedance compensation in a buffer circuit
Grant 8,159,262 - Bhattacharya , et al. April 17, 2
2012-04-17
Interfacing between differing voltage level requirements in an integrated circuit system
Grant 8,130,030 - Kumar , et al. March 6, 2
2012-03-06
Bias voltage generation to protect input/output (IO) circuits during a failsafe operation and a tolerant operation
Grant 8,125,267 - Kumar , et al. February 28, 2
2012-02-28
Electrostatic discharge protection circuit
Grant 8,089,739 - Bhattacharya , et al. January 3, 2
2012-01-03
Voltage Level Translator Circuit
App 20110187431 - Bhattacharya; Dipankar ;   et al.
2011-08-04
Interfacing between differing voltage level requirements in an integrated circuit system
App 20110102046 - KUMAR; PANKAJ ;   et al.
2011-05-05
Interfacing Between Differing Voltage Level Requirements In An Integrated Circuit System
App 20110102045 - KUMAR; PANKAJ ;   et al.
2011-05-05
Bias Voltage Generation To Protect Input/output (io) Circuits During A Failsafe Operation And A Tolerant Operation
App 20110102048 - Kumar; Pankaj ;   et al.
2011-05-05
I/O buffer with low voltage semiconductor devices
Grant 7,936,209 - Bhattacharya , et al. May 3, 2
2011-05-03
Bias circuit scheme for improved reliability in high voltage supply with low voltage device
Grant 7,902,904 - Kumar , et al. March 8, 2
2011-03-08
Floating well circuit operable in a failsafe condition and a tolerant condition
Grant 7,876,132 - Kumar , et al. January 25, 2
2011-01-25
Failsafe and tolerant driver architecture and method
Grant 7,834,653 - Kumar , et al. November 16, 2
2010-11-16
I/O Buffer with Low Voltage Semiconductor Devices
App 20100271118 - Bhattacharya; Dipankar ;   et al.
2010-10-28
Electrostatic Discharge Protection Circuit
App 20100232078 - Bhattacharya; Dipankar ;   et al.
2010-09-16
Bias circuit scheme for improved reliability in high voltage supply with low voltage device
App 20100141334 - Kumar; Pankaj ;   et al.
2010-06-10
Multiple-mode compensated buffer circuit
Grant 7,642,807 - Bhattacharya , et al. January 5, 2
2010-01-05
Enhanced output impedance compensation
Grant 7,551,020 - Bhattacharya , et al. June 23, 2
2009-06-23
Circuit for selectively bypassing a capacitive element
Grant 7,529,071 - Bhattacharya , et al. May 5, 2
2009-05-05
Method and apparatus for improving reliability of an integrated circuit having multiple power domains
Grant 7,511,550 - Bhattacharya , et al. March 31, 2
2009-03-31
Buffer circuit having multiplexed voltage level translation
Grant 7,498,860 - Bhattacharya , et al. March 3, 2
2009-03-03
Multiple-Mode Compensated Buffer Circuit
App 20090002017 - Bhattacharya; Dipankar ;   et al.
2009-01-01
Enhanced Output Impedance Compensation
App 20080297226 - Bhattacharya; Dipankar ;   et al.
2008-12-04
Circuit having enhanced input signal range
Grant 7,432,762 - Bhattacharya , et al. October 7, 2
2008-10-07
Buffer Circuit Having Multiplexed Voltage Level Translation
App 20080238399 - Bhattacharya; Dipankar ;   et al.
2008-10-02
Buffer circuit with enhanced overvoltage protection
Grant 7,430,100 - Bhattacharya , et al. September 30, 2
2008-09-30
Voltage level translator circuit with wide supply voltage range
Grant 7,397,279 - Bhattacharya , et al. July 8, 2
2008-07-08
Comparator circuit having reduced pulse width distortion
Grant 7,391,825 - Bhattacharya , et al. June 24, 2
2008-06-24
Buffer circuit with multiple voltage range
Grant 7,382,168 - Bhattacharya , et al. June 3, 2
2008-06-03
Circuit for Selectively Bypassing a Capacitive Element
App 20080074814 - Bhattacharya; Dipankar ;   et al.
2008-03-27
Method and Apparatus for Improving Reliability of an Integrated Circuit Having Multiple Power Domains
App 20080074171 - Bhattacharya; Dipankar ;   et al.
2008-03-27
Input/Output Buffer Information Specification (IBIS) Model Generation for Multi-chip Modules (MCM) and Similar Devices
App 20080059142 - Chlipala; James D. ;   et al.
2008-03-06
Circuit having enhanced input signal range
App 20070229157 - Bhattacharya; Dipankar ;   et al.
2007-10-04
Floating well circuit having enhanced latch-up performance
Grant 7,276,957 - Bhattacharya , et al. October 2, 2
2007-10-02
Voltage level translator circuit with wide supply voltage range
App 20070176635 - Bhattacharya; Dipankar ;   et al.
2007-08-02
Differential buffer circuit with reduced output common mode variation
Grant 7,248,079 - Bhattacharya , et al. July 24, 2
2007-07-24
Differential buffer circuit with reduced output common mode variation
App 20070115030 - Bhattacharya; Dipankar ;   et al.
2007-05-24
Reference compensation circuit
Grant 7,218,169 - Bhattacharya , et al. May 15, 2
2007-05-15
Floating well circuit having enhanced latch-up performance
App 20070075748 - Bhattacharya; Dipankar ;   et al.
2007-04-05
Buffer circuit with multiple voltage range
App 20070046338 - Bhattacharya; Dipankar ;   et al.
2007-03-01
Buffer circuit with enhanced overvoltage protection
App 20070019348 - Bhattacharya; Dipankar ;   et al.
2007-01-25
Self-bypassing voltage level translator circuit
Grant 7,145,364 - Bhattacharya , et al. December 5, 2
2006-12-05
Self-bypassing voltage level translator circuit
App 20060192587 - Bhattacharya; Dipankar ;   et al.
2006-08-31
Comparator circuit having reduced pulse width distortion
App 20060170461 - Bhattacharya; Dipankar ;   et al.
2006-08-03
Bias circuit having reduced power-up delay
App 20060145749 - Bhattacharya; Dipankar ;   et al.
2006-07-06
Voltage level translator circuit
Grant 7,068,074 - Bhattacharya , et al. June 27, 2
2006-06-27
Semiconductor resistance compensation with enhanced efficiency
Grant 7,057,545 - Bhattacharya , et al. June 6, 2
2006-06-06
Moderate current 5V tolerant buffer using a 2.5 volt power supply
Grant 7,002,372 - Huber , et al. February 21, 2
2006-02-21
Voltage level translator circuit
App 20060001449 - Bhattacharya; Dipankar ;   et al.
2006-01-05
High current 5V tolerant buffer using a 2.5 volt power supply
Grant 6,977,524 - Huber , et al. December 20, 2
2005-12-20
High Current 5v Tolerant Buffer Using A 2.5 Volt Power Supply
App 20050156629 - Huber, Carol Ann ;   et al.
2005-07-21
Moderate current 5V tolerant buffer using a 2.5 volt power supply
App 20050156628 - Huber, Carol Ann ;   et al.
2005-07-21
Reference compensation circuit
App 20050134364 - Bhattacharya, Dipankar ;   et al.
2005-06-23
Voltage translator circuit for a mixed voltage circuit
Grant 6,774,698 - Bhattacharya , et al. August 10, 2
2004-08-10
Voltage Translator Circuit For A Mixed Voltage Circuit
App 20040150454 - Bhattacharya, Dipankar ;   et al.
2004-08-05
Integrated circuit having controlled impedance
Grant 6,147,520 - Kothandaraman , et al. November 14, 2
2000-11-14
Amplifier having improved common mode voltage range
Grant 6,107,882 - Gabara , et al. August 22, 2
2000-08-22
CMOS high voltage drive output buffer
Grant 6,014,039 - Kothandaraman , et al. January 11, 2
2000-01-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed