Kothamasu; Srinivasa Rao

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kothamasu; Srinivasa Rao.The latest application filed is for "multiple core execution trace buffer".

Company Profile

2.16.20

Kothamasu; Srinivasa Rao - Bangalore IN
- Bangalore IN
Kothamasu; Srinivasa Rao - Karnataka N/A IN
Kothamasu; Srinivasa Rao - Prakasam District IN
Kothamasu; Srinivasa Rao - Addanki Post & Mandal N/A IN
KOTHAMASU; SRINIVASA RAO - Andhra Pradesh IN
KOTHAMASU; SRINIVASA RAO - US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Multiple Core Execution Trace Buffer App 20150269054 - Kothamasu; Srinivasa Rao ; et al.	2015-09-24
Method and apparatus for decreasing leakage power consumption in power gated memories Grant 08923087 -	2014-12-30
Method and apparatus for decreasing leakage power consumption in power gated memories Grant 8,923,087 - Mehta , et al. December 30, 2	2014-12-30
Proxy responder for handling anomalies in a hardware system Grant 8,924,779 - Nation , et al. December 30, 2	2014-12-30
Arbitration circuitry for asynchronous memory accesses Grant 8,904,221 - Palaniappan , et al. December 2, 2	2014-12-02
Method And System To Reduce System Boot Loader Download Time For Spi Based Flash Memories App 20140115229 - Kothamasu; Srinivasa Rao ; et al.	2014-04-24
Interconnect congestion reduction for memory-mapped peripherals Grant 8,667,196 - Kothamasu , et al. March 4, 2	2014-03-04
Configurable Response Generator for Varied Regions of System Address Space App 20140025852 - Ramakrishna; Sreenath Shambu ; et al.	2014-01-23
Electronic Storage System Architecture App 20130314819 - Choudhury; Debjit Roy ; et al.	2013-11-28
System and method for optimizing slave transaction ID width based on sparse connection in multilayer multilevel interconnect system-on-chip architecture Grant 8,583,844 - Pullagoundapatti , et al. November 12, 2	2013-11-12
Interconnect Congestion Reduction for Memory-Mapped Peripherals App 20130290582 - Kothamasu; Srinivasa Rao ; et al.	2013-10-31
Proxy Responder for Handling Anomalies in a Hardware System App 20130262918 - Nation; George Wayne ; et al.	2013-10-03
System and method for allocating transaction ID in a system with a plurality of processing modules Grant 8,533,377 - Vallapaneni , et al. September 10, 2	2013-09-10
Closed loop dynamic interconnect bus allocation method and architecture for a multi layer SoC Grant 8,527,684 - Kothamasu September 3, 2	2013-09-03
System, circuit and method for improving system-on-chip bandwidth performance for high latency peripheral read accesses Grant 8,504,756 - Kothamasu , et al. August 6, 2	2013-08-06
Method and Apparatus for Decreasing Leakage Power Consumption in Power Gated Memories App 20130191665 - Mehta; Romeshkumar Bharatkumar ; et al.	2013-07-25
Arbitration Circuitry For Asynchronous Memory Accesses App 20130166938 - Palaniappan; Sathappan ; et al.	2013-06-27
Methods And Apparatus For Increasing Device Access Performance In Data Processing Systems App 20130111181 - Kothamasu; Srinivasa Rao ; et al.	2013-05-02
System, Circuit And Method For Improving System-on-chip Bandwidth Performance For High Latency Peripheral Read Accesses App 20120311209 - KOTHAMASU; SRINIVASA RAO ; et al.	2012-12-06
System And Method For Optimizing Slave Transaction Id Width Based On Sparse Connection In Multilayer Multilevel Interconnect System-on-chip Architecture App 20120311210 - PULLAGOUNDAPATTI; Sakthivel Komarasamy ; et al.	2012-12-06
System And Method For Allocating Transaction Id In A System With A Plurality Of Processing Modules App 20120303848 - Vallapaneni; Venkat Rao ; et al.	2012-11-29
CLOSED LOOP DYNAMIC INTERCONNECT BUS ALLOCATION METHOD AND ARCHITECTURE FOR A MULTI LAYER SoC App 20120124260 - KOTHAMASU; SRINIVASA RAO	2012-05-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.