Kothamasu; Siva Srinivas

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kothamasu; Siva Srinivas.The latest application filed is for "accessing error statistics from dram memories having integrated error correction".

Company Profile

2.6.7

Kothamasu; Siva Srinivas - Frisco TX
Kothamasu; Siva Srinivas - Gunter IN
Kothamasu; Siva Srinivas - Allen TX
Kothamasu; Siva Srinivas - Bangalore IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Accessing error statistics from DRAM memories having integrated error correction Grant 11,403,171 - Kothamasu August 2, 2	2022-08-02
Accessing Error Statistics From DRAM Memories Having Integrated Error Correction App 20200183787 - Kothamasu; Siva Srinivas	2020-06-11
Accessing error statistics from DRAM memories having integrated error correction Grant 10,572,344 - Kothamasu Feb	2020-02-25
Integrated power supply scheme for powering memory card host interface Grant 10,387,690 - Kothamasu , et al. A	2019-08-20
Fail-safe input/output (IO) circuit Grant 10,262,722 - Vyavahare , et al.	2019-04-16
Accessing Error Statistics from Dram Memories Having Integrated Error Correction App 20180314590 - Kothamasu; Siva Srinivas	2018-11-01
Integrated Power Supply Scheme for Powering Memory Card Host Interface App 20170308724 - Kothamasu; Siva Srinivas ; et al.	2017-10-26
Fail-Safe I/O to Achieve Ultra Low System Power App 20170178714 - Vyavahare; Prajkta ; et al.	2017-06-22
Fail-safe I/O to achieve ultra low system power Grant 9,627,035 - Vyavahare , et al. April 18, 2	2017-04-18
Fail-Safe I/O to Achieve Ultra Low System Power App 20160351247 - Vyavahare; Prajkta ; et al.	2016-12-01
Valid context status retention in processor power mode management Grant 9,471,140 - Shin , et al. October 18, 2	2016-10-18
Fail-safe I/o To Achieve Ultra Low System Power App 20160035412 - VYAVAHARE; Prajkta ; et al.	2016-02-04
Power Mode Management Of Processor Context App 20150362987 - Shin; Kazunobu ; et al.	2015-12-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.