Kosiec; Jeannie Han
Patent Applications and Registrations
Patent applications and USPTO patent grants for Kosiec; Jeannie Han.The latest application filed is for "resistorless low-current cmos voltage reference generator".
- Kosiec; Jeannie Han - Schaumburg IL
| Patent | Date |
|---|---|
| Resistorless low-current CMOS voltage reference generator Grant 6,040,720 - Kosiec March 21, 2 | 2000-03-21 |
| CMOS comparator output circuit with high gain and hysteresis Grant 5,945,852 - Kosiec August 31, 1 | 1999-08-31 |
| Circuit and method for generating a delayed output signal Grant 5,801,567 - Kosiec September 1, 1 | 1998-09-01 |
| Apparatus and method for controlling the loop bandwidth of a phase locked loop Grant 5,703,539 - Gillig , et al. December 30, 1 | 1997-12-30 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 