Korobkov; Alexander

Patent Applications and Registrations

Patent applications and USPTO patent grants for Korobkov; Alexander.The latest application filed is for "simulating electostatic discharges".

Company Profile

0.13.9

Korobkov; Alexander - San Jose CA
Korobkov; Alexander - Santa Clara CA
Korobkov; Alexander - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Iteratively simulating electrostatic discharges for a reduced netlist Grant 9,836,562 - He , et al. December 5, 2	2017-12-05
Simulating Electostatic Discharges App 20170032062 - He; Qing ; et al.	2017-02-02
Integrated circuit clock tree visualizer Grant 9,275,175 - Agarwal , et al. March 1, 2	2016-03-01
Efficient Power Grid Analysis On Multiple Cpu Cores With States Elimination App 20150339419 - Korobkov; Alexander ; et al.	2015-11-26
Integrated Circuit Clock Tree Visualizer App 20150227660 - AGARWAL; Amit ; et al.	2015-08-13
Integrated circuit simulation using fundamental and derivative circuit runs Grant 8,645,883 - Korobkov , et al. February 4, 2	2014-02-04
Integrated Circuit Simulation Using Fundamental And Derivative Circuit Runs App 20130305201 - KOROBKOV; Alexander ; et al.	2013-11-14
Integrated circuit clock analysis with macro models Grant 8,464,195 - Korobkov , et al. June 11, 2	2013-06-11
Parallel circuit simulation with partitions Grant 8,341,577 - Korobkov , et al. December 25, 2	2012-12-25
Method and system for evaluating a device during circuit simulation Grant 8,190,407 - Korobkov May 29, 2	2012-05-29
Parallel power grid analysis Grant 8,024,051 - Korobkov , et al. September 20, 2	2011-09-20
Fast reduction of system models Grant 7,949,970 - Korobkov , et al. May 24, 2	2011-05-24
Parallel Power Grid Analysis App 20100217577 - Korobkov; Alexander ; et al.	2010-08-26
Method And System For Evaluating A Device During Circuit Simulation App 20100217569 - Korobkov; Alexander	2010-08-26
Method to improve time domain sensitivity analysis performance Grant 7,484,195 - Korobkov January 27, 2	2009-01-27
Graph pruning scheme for sensitivity analysis with partitions Grant 7,421,671 - Korobkov September 2, 2	2008-09-02
Graph Pruning Scheme for Sensitivity Analysis with Partitions App 20080059922 - Korobkov; Alexander	2008-03-06
Circuit reduction technique for improving clock net analysis performance Grant 6,895,524 - Korobkov May 17, 2	2005-05-17
Circuit reduction technique for improving clock net analysis performance App 20030065965 - Korobkov, Alexander	2003-04-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.