Kopf; Rose Fasano

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kopf; Rose Fasano.The latest application filed is for "composite substrate for radio frequency signals and method of manufacturing a composite substrate".

Company Profile

2.8.6

Kopf; Rose Fasano - Green Brook NJ
Kopf; Rose Fasano - Greenbrook NJ

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Composite substrate for a waveguide and method of manufacturing a composite substrate Grant 11,394,097 - Bulja , et al. July 19, 2	2022-07-19
Composite Substrate for Radio Frequency Signals and Method of Manufacturing a Composite Substrate App 20200153076 - Bulja; Senad ; et al.	2020-05-14
Composite Substrate for a Waveguide and Method of Manufacturing a Composite Substrate App 20200127357 - Bulja; Senad ; et al.	2020-04-23
Bipolar transistors with vertical structures Grant 7,595,249 - Chen , et al. September 29, 2	2009-09-29
Flat profile structures for bipolar transistors Grant 7,541,624 - Chen , et al. June 2, 2	2009-06-02
Bipolar transistors with vertical structures App 20090029536 - Chen; Young-Kai ; et al.	2009-01-29
Bipolar transistors with vertical structures App 20050156195 - Chen, Young-Kai ; et al.	2005-07-21
Bipolar transistors with vertical structures Grant 6,911,716 - Chen , et al. June 28, 2	2005-06-28
Method of fabricating a heterojunction bipolar transistor Grant 6,855,613 - Hamm , et al. February 15, 2	2005-02-15
Flat profile structures for bipolar transistors App 20050032323 - Chen, Young-Kai ; et al.	2005-02-10
Bipolar transistors with vertical structures App 20040046182 - Chen, Young-Kai ; et al.	2004-03-11
Alignment techniques for epitaxial growth processes Grant 6,294,018 - Hamm , et al. September 25, 2	2001-09-25
Trilayer lift-off process for semiconductor device metallization Grant 6,156,665 - Hamm , et al. December 5, 2	2000-12-05
Method of manufacturing schottky gate transistor utilizing alignment techniques with multiple photoresist layers Grant 6,139,995 - Burm , et al. October 31, 2	2000-10-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.