KONG; DEXIN

Patent Applications and Registrations

Patent applications and USPTO patent grants for KONG; DEXIN.The latest application filed is for "integrated switch using stacked phase change materials".

Company Profile

43.36.38

KONG; DEXIN - Slingerlands NY
Kong; Dexin - Redmond WA
Kong; Dexin - Guilderland NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated Switch Using Stacked Phase Change Materials App 20220285614 - LI; JUNTAO ; et al.	2022-09-08
Non-volatile memory structure and method for low programming voltage for cross bar array Grant 11,430,513 - Seo , et al. August 30, 2	2022-08-30
Capacitor-based Synapse Network Structure With Metal Shielding Between Outputs App 20220188607 - Zhang; Chen ; et al.	2022-06-16
Co-integration of non-volatile memory on gate-all-around field effect transistor Grant 11,362,093 - Bi , et al. June 14, 2	2022-06-14
Failure prevention of chip power network Grant 11,270,768 - Xu , et al. March 8, 2	2022-03-08
Field Effect Transistor Devices With Self-aligned Source/drain Contacts And Gate Contacts Positioned Over Active Transistors App 20220051942 - Cheng; Kangguo ; et al.	2022-02-17
Embedded BEOL memory device with top electrode pillar Grant 11,239,421 - Kong , et al. February 1, 2	2022-02-01
Determining device operability via metal-induced layer exchange Grant 11,221,359 - Kong , et al. January 11, 2	2022-01-11
Oxide-based Resistive Memory Having A Plasma-exposed Bottom Electrode App 20210391536 - ANDO; TAKASHI ; et al.	2021-12-16
Machine learning enhanced optical-based screening for in-line wafer testing Grant 11,199,505 - Chao , et al. December 14, 2	2021-12-14
Field effect transistor devices with self-aligned source/drain contacts and gate contacts positioned over active transistors Grant 11,195,755 - Cheng , et al. December 7, 2	2021-12-07
Transistor with reduced gate resistance and improved process margin of forming self-aligned contact Grant 11,195,754 - Cheng , et al. December 7, 2	2021-12-07
Method of forming a top epitaxy source/drain structure for a vertical transistor Grant 11,189,724 - Kong , et al. November 30, 2	2021-11-30
Techniques for forming RRAM cells Grant 11,183,636 - Cheng , et al. November 23, 2	2021-11-23
RRAM device with spacer for electrode isolation Grant 11,177,319 - Miyazoe , et al. November 16, 2	2021-11-16
Tunable forming voltage for RRAM device Grant 11,121,318 - Kong , et al. September 14, 2	2021-09-14
Failure Prevention Of Chip Power Network App 20210280514 - Xu; Zheng ; et al.	2021-09-09
Confining Filament At Pillar Center For Memory Devices App 20210265566 - Kong; Dexin ; et al.	2021-08-26
RRAM cells in crossbar array architecture Grant 11,101,323 - Kong , et al. August 24, 2	2021-08-24
RRAM cells in crossbar array architecture Grant 11,101,322 - Kong , et al. August 24, 2	2021-08-24
Embedded BEOL Memory Device with Top Electrode Pillar App 20210234095 - Kong; Dexin ; et al.	2021-07-29
Tunable Forming Voltage for RRAM Device App 20210234094 - Kong; Dexin ; et al.	2021-07-29
Integrated device with vertical field-effect transistors and hybrid channels Grant 11,075,200 - Bi , et al. July 27, 2	2021-07-27
Confining filament at pillar center for memory devices Grant 11,043,634 - Kong , et al. June 22, 2	2021-06-22
Forming RRAM cell structure with filament confinement Grant 11,011,704 - Li , et al. May 18, 2	2021-05-18
Vertical transistor having reduced edge fin variation Grant 11,004,751 - Cheng , et al. May 11, 2	2021-05-11
Transistor with improved self-aligned contact Grant 10,998,229 - Cheng , et al. May 4, 2	2021-05-04
Semiconductor memory device having a vertical active region Grant 10,971,549 - Li , et al. April 6, 2	2021-04-06
Co-integration Of Non-volatile Memory On Gate-all-around Field Effect Transistor App 20210028175 - Bi; Zhenxing ; et al.	2021-01-28
Controlling filament formation and location in a resistive random-access memory device Grant 10,903,421 - Kong , et al. January 26, 2	2021-01-26
Forming FinFET with reduced variability Grant 10,886,367 - Cheng , et al. January 5, 2	2021-01-05
Forming Rram Cell Structure With Filament Confinement App 20200381621 - Li; Juntao ; et al.	2020-12-03
Rram Device With Spacer For Electrode Isolation App 20200357852 - MIYAZOE; HIROYUKI ; et al.	2020-11-12
Confining Filament At Pillar Center For Memory Devices App 20200328346 - Kong; Dexin ; et al.	2020-10-15
Co-integration of non-volatile memory on gate-all-around field effect transistor Grant 10,804,274 - Bi , et al. October 13, 2	2020-10-13
Gate-all-around transistor based non-volatile memory devices Grant 10,784,380 - Xu , et al. Sept	2020-09-22
Determining Device Operability Via Metal-induced Layer Exchange App 20200292611 - Kong; Dexin ; et al.	2020-09-17
Cyclic selective deposition for tight pitch patterning Grant 10,763,118 - Cheng , et al. Sep	2020-09-01
Co-integration Of Non-volatile Memory On Gate-all-around Field Effect Transistor App 20200273861 - Bi; Zhenxing ; et al.	2020-08-27
Vertical Transistor Having Reduced Edge Fin Variation App 20200273756 - Cheng; Kangguo ; et al.	2020-08-27
Integration scheme for non-volatile memory on gate-all-around structure Grant 10,749,040 - Kong , et al. A	2020-08-18
Field Effect Transistor Devices With Self-aligned Source/drain Contacts And Gate Contacts Positioned Over Active Transistors App 20200258779 - A1	2020-08-13
Techniques for Forming RRAM Cells App 20200243767 - Cheng; Kangguo ; et al.	2020-07-30
Forming Finfet With Reduced Variability App 20200235204 - Cheng; Kangguo ; et al.	2020-07-23
Producing strained nanosheet field effect transistors using a phase change material Grant 10,714,569 - Kong , et al.	2020-07-14
Field effect transistor devices with self-aligned source/drain contacts and gate contacts positioned over active transistors Grant 10,707,127 - Cheng , et al.	2020-07-07
Measuring defectivity by equipping model-less scatterometry with cognitive machine learning Grant 10,692,203 - Kong , et al.	2020-06-23
Semiconductor memory device having a vertical active region Grant 10,686,014 - Li , et al.	2020-06-16
Integrated device with vertical field-effect transistors and hybrid channels Grant 10,679,992 - Bi , et al.	2020-06-09
Integrated Device With Vertical Field-effect Transistors And Hybrid Channels App 20200161303 - BI; ZHENXING ; et al.	2020-05-21
Integrated Device With Vertical Field-effect Transistors And Hybrid Channels App 20200161302 - BI; ZHENXING ; et al.	2020-05-21
Forming RRAM cell structure with filament confinement Grant 10,658,583 - Li , et al.	2020-05-19
Techniques for forming RRAM cells Grant 10,658,590 - Cheng , et al.	2020-05-19
Field Effect Transistor Devices With Self-aligned Source/drain Contacts And Gate Contacts Positioned Over Active Transistors App 20200144118 - Cheng; Kangguo ; et al.	2020-05-07
Transistor With Improved Self-aligned Contact App 20200135561 - Cheng; Kangguo ; et al.	2020-04-30
Method Of Forming A Top Epitaxy Source/drain Structure For A Vertical Transistor App 20200135920 - Kong; Dexin ; et al.	2020-04-30
Integration Scheme For Non-volatile Memory On Gate-all-around Structure App 20200135938 - Kong; Dexin ; et al.	2020-04-30
Integration Scheme For Non-volatile Memory On Gate-all-around Structure App 20200135937 - Kong; Dexin ; et al.	2020-04-30
Transistor With Reduced Gate Resistance And Improved Process Margin Of Forming Self-aligned Contact App 20200111706 - Cheng; Kangguo ; et al.	2020-04-09
Integration scheme for non-volatile memory on gate-all-around structure Grant 10,615,288 - Kong , et al.	2020-04-07
Controlling Filament Formation And Location In A Resistive Random-access Memory Device App 20200106010 - Kong; Dexin ; et al.	2020-04-02
Techniques for Forming RRAM Cells App 20200098987 - Cheng; Kangguo ; et al.	2020-03-26
Semiconductor Memory Device Having A Vertical Active Region App 20200091245 - LI; JUNTAO ; et al.	2020-03-19
Gate-all-around Transistor Based Non-volatile Memory Devices App 20200083382 - Xu; Zheng ; et al.	2020-03-12
Gate-all-around transistor based non-volatile memory devices Grant 10,586,875 - Xu , et al.	2020-03-10
Machine Learning Enhanced Optical-based Screening For In-line Wafer Testing App 20200064275 - Chao; Robin Hsin Kuo ; et al.	2020-02-27
Rram Cells In Crossbar Array Architecture App 20200066797 - Kong; Dexin ; et al.	2020-02-27
Rram Cells In Crossbar Array Architecture App 20200066798 - Kong; Dexin ; et al.	2020-02-27
Rram Cells In Crossbar Array Architecture App 20200052037 - Kong; Dexin ; et al.	2020-02-13
RRAM cells in crossbar array architecture Grant 10,559,625 - Kong , et al. Feb	2020-02-11
Cyclic Selective Deposition for Tight Pitch Patterning App 20200020540 - Cheng; Kangguo ; et al.	2020-01-16
Gate-all-around Transistor Based Non-volatile Memory Devices App 20200013896 - Xu; Zheng ; et al.	2020-01-09
Semiconductor Memory Device Having A Vertical Active Region App 20190393269 - LI; JUNTAO ; et al.	2019-12-26
Measuring Defectivity by Equipping Model-Less Scatterometry with Cognitive Machine Learning App 20190259145 - Kong; Dexin ; et al.	2019-08-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.