Komarek; James A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Komarek; James A..The latest application filed is for "home and small business phone system for operation on a single internal twisted pair line and methodology for operating the same".

Company Profile

0.14.0

Komarek; James A. - Newport Beach CA
Komarek; James A. - Balboa Beach CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Home and small business phone system for operation on a single internal twisted pair line and methodology for operating the same Grant 6,018,219 - Komarek , et al. January 25, 2	2000-01-25
NMOS input receiver circuit Grant 6,002,618 - Komarek , et al. December 14, 1	1999-12-14
Home and small business phone system for operation on a single internal twisted pair line and methodology for operating the same Grant 5,959,413 - Komarek , et al. September 28, 1	1999-09-28
VLSI memory circuit Grant 5,870,346 - Komarek , et al. February 9, 1	1999-02-09
Home and small business phone system for operation on a single internal twisted pair line and methodology for operating the same Grant 5,825,777 - Komarek , et al. October 20, 1	1998-10-20
Driver circuit for addressing core memory and a method for the same Grant 5,812,461 - Komarek , et al. September 22, 1	1998-09-22
Semiconductor read-only VLSI memory Grant 5,793,698 - Komarek , et al. August 11, 1	1998-08-11
Very large scale integrated planar read only memory Grant 5,732,035 - Komarek , et al. March 24, 1	1998-03-24
Semiconductor read-only VLSI memory Grant 5,650,979 - Komarek , et al. July 22, 1	1997-07-22
Output driver control for ROM and RAM devices Grant 5,608,687 - Komarek , et al. March 4, 1	1997-03-04
Home and small business phone system for operation on a single internal twisted pair line and methodology for operating the same Grant 5,548,592 - Komarek , et al. August 20, 1	1996-08-20
VLSI memory with an improved sense amplifier with dummy bit lines for modeling addressable bit lines Grant 5,414,663 - Komarek , et al. May 9, 1	1995-05-09
VLSI memory with increased memory access speed, increased memory cell density and decreased parasitic capacitance Grant 5,241,497 - Komarek August 31, 1	1993-08-31
Phase logic Grant 3,935,474 - Komarek January 27, 1	1976-01-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.