Kolagotla; Ravi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Kolagotla; Ravi.The latest application filed is for "versatile input/output device access for virtual machines".

Company Profile

0.15.19

Kolagotla; Ravi - Austin TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Versatile protected input/output device access and isolated servicing for virtual machines Grant 9,846,592 - Sarangdhar , et al. December 19, 2	2017-12-19
Versatile Input/output Device Access For Virtual Machines App 20170185434 - Sarangdhar; Nitin V. ; et al.	2017-06-29
Method, apparatus, system for representing, specifying and using deadlines Grant 9,563,579 - Cutter , et al. February 7, 2	2017-02-07
Method, Apparatus, System For Representing, Specifying And Using Deadlines App 20140240326 - Cutter; Daniel F. ; et al.	2014-08-28
Image Signal Processor Architecture Optimized For Low-power, Processing Flexibility, And User Experience App 20130004071 - CHANG; YUH-LIN E. ; et al.	2013-01-03
Accessing data from different memory locations in the same cycle Grant 7,533,232 - Peri , et al. May 12, 2	2009-05-12
Scalable traceback technique for channel decoder Grant 7,506,239 - Sudhakar , et al. March 17, 2	2009-03-17
Virtualized load buffers Grant 7,346,735 - Peri , et al. March 18, 2	2008-03-18
Method and apparatus to save and restore context using scan cells App 20070136564 - Menon; Sankaran ; et al.	2007-06-14
Virtualized Load Buffers App 20070112998 - Peri; Ramesh ; et al.	2007-05-17
Data synchronization for a test access port Grant 7,168,032 - Roth , et al. January 23, 2	2007-01-23
General purpose register file architecture for aligned simd Grant 7,120,781 - Kolagotla , et al. October 10, 2	2006-10-10
Scalable traceback technique for channel decoder App 20060143554 - Sudhakar; Raghavan ; et al.	2006-06-29
Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages App 20060101230 - Roth; Charles P. ; et al.	2006-05-11
Single-step processing and selecting debugging modes Grant 6,986,026 - Roth , et al. January 10, 2	2006-01-10
Virtualized load buffers App 20050228951 - Peri, Ramesh ; et al.	2005-10-13
Branch prediction in a pipelined processor App 20050223202 - Peri, Ramesh V. ; et al.	2005-10-06
Method and apparatus to compact trace in a trace buffer App 20050223364 - Peri, Ramesh V. ; et al.	2005-10-06
Maintaining even and odd array pointers to extreme values by searching and comparing multiple elements concurrently where a pointer is adjusted after processing to account for a number of pipeline stages Grant 6,948,056 - Roth , et al. September 20, 2	2005-09-20
Accessing data from different memory locations in the same cycle App 20050108493 - Peri, Ramesh V. ; et al.	2005-05-19
DSP unit for multi-level global accumulation Grant 6,820,102 - Aldrich , et al. November 16, 2	2004-11-16
Processor reset and instruction fetches Grant 6,789,187 - Singh , et al. September 7, 2	2004-09-07
Modulo addressing Grant 6,760,830 - Inoue , et al. July 6, 2	2004-07-06
Event vector table override Grant 6,760,800 - Roth , et al. July 6, 2	2004-07-06
Single-step processing and selecting debugging modes App 20040073780 - Roth, Charles P. ; et al.	2004-04-15
DSP unit for multi-level global accumulation App 20040071041 - Aldrich, Bradley C. ; et al.	2004-04-15
DSP unit for multi-level global accumulation Grant 6,601,077 - Aldrich , et al. July 29, 2	2003-07-29
Method for extending the local memory address space of a processor App 20030126367 - Revilla, Juan G. ; et al.	2003-07-03
Modulo addressing App 20020124039 - Inoue, Ryo ; et al.	2002-09-05
System having a configurable cache/SRAM memory Grant 6,446,181 - Ramagopal , et al. September 3, 2	2002-09-03
Extended processor reset App 20020078336 - Singh, Ravi P. ; et al.	2002-06-20
Data synchronization for a test access port App 20020078420 - Roth, Charles P. ; et al.	2002-06-20

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.