loadpatents
name:-0.01542592048645
name:-0.0082569122314453
name:-0.0025589466094971
Koido; Naoki Patent Filings

Koido; Naoki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Koido; Naoki.The latest application filed is for "semiconductor memory device having a gate electrode and a diffusion layer and a manufacturing method thereof".

Company Profile
0.7.9
  • Koido; Naoki - Kanagawa-ken JP
  • Koido, Naoki - Yokohama-Shi JP
  • Koido; Naoki - Yokohama JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor memory device having a gate electrode and a diffusion layer and a manufacturing method thereof
App 20060170064 - Yonehama; Keisuke ;   et al.
2006-08-03
Semiconductor memory device having a gate electrode and a diffusion layer and a manufacturing method thereof
Grant 7,064,375 - Yonehama , et al. June 20, 2
2006-06-20
Semiconductor device
App 20050073008 - Goda, Akira ;   et al.
2005-04-07
Semiconductor device and method of manufacturing the same
Grant 6,828,648 - Koido , et al. December 7, 2
2004-12-07
Semiconductor device
Grant 6,828,627 - Goda , et al. December 7, 2
2004-12-07
Semiconductor device
App 20040135200 - Goda, Akira ;   et al.
2004-07-15
Semiconductor memory device having a gate electrode and a diffusion layer and a manufacturing method thereof
App 20040079985 - Yonehama, Keisuke ;   et al.
2004-04-29
Semiconductor device having serially connected memory cell transistors provided between two current terminals
Grant 6,703,669 - Goda , et al. March 9, 2
2004-03-09
Semiconductor device and method of manufacturing the same
App 20040041231 - Koido, Naoki ;   et al.
2004-03-04
Semiconductor device and method of manufacturing the same
Grant 6,639,296 - Koido , et al. October 28, 2
2003-10-28
Nonvolatile semiconductor memory device having tapered portion on side wall of charge accumulation layer
Grant 6,462,373 - Shimizu , et al. October 8, 2
2002-10-08
Semiconductor device and method of manufacturing the same
App 20010031559 - Koido, Naoki ;   et al.
2001-10-18
Nonvolatile semiconductor memory device having tapered portion on side wall of charge accumulation layer
App 20010019508 - Shimizu, Kazuhiro ;   et al.
2001-09-06
Semiconductor device and manufacturing method thereof
App 20010018253 - Nakamura, Takuya ;   et al.
2001-08-30
Method For Manufacturing A Semiconductor Device
App 20010014530 - KOIDO, NAOKI
2001-08-16
Semiconductor device and manufacturing method thereof
Grant 6,222,225 - Nakamura , et al. April 24, 2
2001-04-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed